lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 3 Nov 2021 22:09:30 -0700
From:   Randy Dunlap <rdunlap@...radead.org>
To:     Qin Jian <qinjian@...lus1.com>, robh+dt@...nel.org
Cc:     mturquette@...libre.com, sboyd@...nel.org, maz@...nel.org,
        p.zabel@...gutronix.de, linux@...linux.org.uk, broonie@...nel.org,
        arnd@...db.de, linux-arm-kernel@...ts.infradead.org,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-clk@...r.kernel.org, wells.lu@...plus.com
Subject: Re: [PATCH v4 08/10] irqchip: Add Sunplus SP7021 interrupt controller
 driver

On 11/3/21 7:57 PM, Qin Jian wrote:
> diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig
> index aca7b595c..6f0bc0871 100644
> --- a/drivers/irqchip/Kconfig
> +++ b/drivers/irqchip/Kconfig
> @@ -602,4 +602,13 @@ config APPLE_AIC
>   	  Support for the Apple Interrupt Controller found on Apple Silicon SoCs,
>   	  such as the M1.
>   
> +config SUNPLUS_SP7021_INTC
> +	bool "Sunplus SP7021 interrupt controller"
> +	help
> +	  Support for the Sunplus SP7021 Interrupt Controller IP core.
> +	  SP7021 SoC has 2 Chips: C-Chip & P-Chip. This is used as a
> +	  chained controller, routed all interrupt source in P-Chip to

	                      routing all interrupt sources

> +	  the primary controller on C-Chip.
> +	  This is selected automatically by platform config.


-- 
~Randy

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ