| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <202111092331.jap6XTnh-lkp@intel.com>
Date: Tue, 9 Nov 2021 23:51:42 +0800
From: kernel test robot <lkp@...el.com>
To: "Liu, Zhan" <Zhan.Liu@....com>
Cc: kbuild-all@...ts.01.org, linux-kernel@...r.kernel.org,
Alex Deucher <alexander.deucher@....com>,
Charlene Liu <charlene.liu@....com>
Subject: drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11936:111:
warning: initialized field overwritten
tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master
head: d2f38a3c6507b2520101f9a3807ed98f1bdc545a
commit: 45d65c0f09aaa6cdd21fe0743f317d4bbdfd1466 drm/amd/display: Fix B0 USB-C DP Alt mode
date: 5 weeks ago
config: powerpc64-buildonly-randconfig-r004-20211026 (attached as .config)
compiler: powerpc64-linux-gcc (GCC) 11.2.0
reproduce (this is a W=1 build):
wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=45d65c0f09aaa6cdd21fe0743f317d4bbdfd1466
git remote add linus https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
git fetch --no-tags linus master
git checkout 45d65c0f09aaa6cdd21fe0743f317d4bbdfd1466
# save the attached .config to linux build tree
COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross ARCH=powerpc
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@...el.com>
All warnings (new ones prefixed by >>):
273 | .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:67:9: note: in expansion of macro 'SRI'
67 | SRI(TMDS_CTL_BITS, DIG, id), \
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:512:9: note: in expansion of macro 'DPCS_DCN31_REG_LIST'
512 | DPCS_DCN31_REG_LIST(id), \
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:527:9: note: in expansion of macro 'link_regs'
527 | link_regs(3, D),
| ^~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/yellow_carp_offset.h:388:52: note: (near initialization for 'link_enc_regs[3].TMDS_CTL_BITS')
388 | #define DCN_BASE__INST0_SEG2 0x000034C0
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:264:25: note: in expansion of macro 'DCN_BASE__INST0_SEG2'
264 | #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:266:19: note: in expansion of macro 'BASE_INNER'
266 | #define BASE(seg) BASE_INNER(seg)
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:273:21: note: in expansion of macro 'BASE'
273 | .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:67:9: note: in expansion of macro 'SRI'
67 | SRI(TMDS_CTL_BITS, DIG, id), \
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:512:9: note: in expansion of macro 'DPCS_DCN31_REG_LIST'
512 | DPCS_DCN31_REG_LIST(id), \
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:527:9: note: in expansion of macro 'link_regs'
527 | link_regs(3, D),
| ^~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/yellow_carp_offset.h:388:52: warning: initialized field overwritten [-Woverride-init]
388 | #define DCN_BASE__INST0_SEG2 0x000034C0
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:264:25: note: in expansion of macro 'DCN_BASE__INST0_SEG2'
264 | #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:266:19: note: in expansion of macro 'BASE_INNER'
266 | #define BASE(seg) BASE_INNER(seg)
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:273:21: note: in expansion of macro 'BASE'
273 | .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:67:9: note: in expansion of macro 'SRI'
67 | SRI(TMDS_CTL_BITS, DIG, id), \
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:512:9: note: in expansion of macro 'DPCS_DCN31_REG_LIST'
512 | DPCS_DCN31_REG_LIST(id), \
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:528:9: note: in expansion of macro 'link_regs'
528 | link_regs(4, E)
| ^~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/yellow_carp_offset.h:388:52: note: (near initialization for 'link_enc_regs[4].TMDS_CTL_BITS')
388 | #define DCN_BASE__INST0_SEG2 0x000034C0
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:264:25: note: in expansion of macro 'DCN_BASE__INST0_SEG2'
264 | #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:266:19: note: in expansion of macro 'BASE_INNER'
266 | #define BASE(seg) BASE_INNER(seg)
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:273:21: note: in expansion of macro 'BASE'
273 | .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:67:9: note: in expansion of macro 'SRI'
67 | SRI(TMDS_CTL_BITS, DIG, id), \
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:512:9: note: in expansion of macro 'DPCS_DCN31_REG_LIST'
512 | DPCS_DCN31_REG_LIST(id), \
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:528:9: note: in expansion of macro 'link_regs'
528 | link_regs(4, E)
| ^~~~~~~~~
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:73:
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_1_2_sh_mask.h:34334:111: warning: initialized field overwritten [-Woverride-init]
34334 | #define DIG0_TMDS_CTL_BITS__TMDS_CTL0__SHIFT 0x0
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn10/dcn10_link_encoder.h:173:23: note: in expansion of macro 'DIG0_TMDS_CTL_BITS__TMDS_CTL0__SHIFT'
173 | .field_name = reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:47:9: note: in expansion of macro 'LE_SF'
47 | LE_SF(DIG0_TMDS_CTL_BITS, TMDS_CTL0, mask_sh), \
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:532:9: note: in expansion of macro 'LINK_ENCODER_MASK_SH_LIST_DCN31'
532 | LINK_ENCODER_MASK_SH_LIST_DCN31(__SHIFT), \
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_1_2_sh_mask.h:34334:111: note: (near initialization for 'le_shift.TMDS_CTL0')
34334 | #define DIG0_TMDS_CTL_BITS__TMDS_CTL0__SHIFT 0x0
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn10/dcn10_link_encoder.h:173:23: note: in expansion of macro 'DIG0_TMDS_CTL_BITS__TMDS_CTL0__SHIFT'
173 | .field_name = reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:47:9: note: in expansion of macro 'LE_SF'
47 | LE_SF(DIG0_TMDS_CTL_BITS, TMDS_CTL0, mask_sh), \
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:532:9: note: in expansion of macro 'LINK_ENCODER_MASK_SH_LIST_DCN31'
532 | LINK_ENCODER_MASK_SH_LIST_DCN31(__SHIFT), \
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:75:
>> drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11936:111: warning: initialized field overwritten [-Woverride-init]
11936 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT 0x10
| ^~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11936:111: note: in definition of macro 'RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT'
11936 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT 0x10
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:119:9: note: in expansion of macro 'LE_SF'
119 | LE_SF(RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:533:9: note: in expansion of macro 'DPCS_DCN31_MASK_SH_LIST'
533 | DPCS_DCN31_MASK_SH_LIST(__SHIFT)
| ^~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11936:111: note: (near initialization for 'le_shift.RDPCS_PHY_DPALT_DP4')
11936 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT 0x10
| ^~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11936:111: note: in definition of macro 'RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT'
11936 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT 0x10
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:119:9: note: in expansion of macro 'LE_SF'
119 | LE_SF(RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:533:9: note: in expansion of macro 'DPCS_DCN31_MASK_SH_LIST'
533 | DPCS_DCN31_MASK_SH_LIST(__SHIFT)
| ^~~~~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:73:
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_1_2_sh_mask.h:34338:111: warning: initialized field overwritten [-Woverride-init]
34338 | #define DIG0_TMDS_CTL_BITS__TMDS_CTL0_MASK 0x00000001L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn10/dcn10_link_encoder.h:173:23: note: in expansion of macro 'DIG0_TMDS_CTL_BITS__TMDS_CTL0_MASK'
173 | .field_name = reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:47:9: note: in expansion of macro 'LE_SF'
47 | LE_SF(DIG0_TMDS_CTL_BITS, TMDS_CTL0, mask_sh), \
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:537:9: note: in expansion of macro 'LINK_ENCODER_MASK_SH_LIST_DCN31'
537 | LINK_ENCODER_MASK_SH_LIST_DCN31(_MASK), \
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_1_2_sh_mask.h:34338:111: note: (near initialization for 'le_mask.TMDS_CTL0')
34338 | #define DIG0_TMDS_CTL_BITS__TMDS_CTL0_MASK 0x00000001L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn10/dcn10_link_encoder.h:173:23: note: in expansion of macro 'DIG0_TMDS_CTL_BITS__TMDS_CTL0_MASK'
173 | .field_name = reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:47:9: note: in expansion of macro 'LE_SF'
47 | LE_SF(DIG0_TMDS_CTL_BITS, TMDS_CTL0, mask_sh), \
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:537:9: note: in expansion of macro 'LINK_ENCODER_MASK_SH_LIST_DCN31'
537 | LINK_ENCODER_MASK_SH_LIST_DCN31(_MASK), \
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:75:
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11939:111: warning: initialized field overwritten [-Woverride-init]
11939 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK 0x00010000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11939:111: note: in definition of macro 'RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK'
11939 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK 0x00010000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:119:9: note: in expansion of macro 'LE_SF'
119 | LE_SF(RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:538:9: note: in expansion of macro 'DPCS_DCN31_MASK_SH_LIST'
538 | DPCS_DCN31_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11939:111: note: (near initialization for 'le_mask.RDPCS_PHY_DPALT_DP4')
11939 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK 0x00010000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h:11939:111: note: in definition of macro 'RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK'
11939 | #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK 0x00010000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_dio_link_encoder.h:119:9: note: in expansion of macro 'LE_SF'
119 | LE_SF(RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\
| ^~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:538:9: note: in expansion of macro 'DPCS_DCN31_MASK_SH_LIST'
538 | DPCS_DCN31_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:71:
drivers/gpu/drm/amd/amdgpu/../include/yellow_carp_offset.h:388:52: warning: initialized field overwritten [-Woverride-init]
388 | #define DCN_BASE__INST0_SEG2 0x000034C0
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:264:25: note: in expansion of macro 'DCN_BASE__INST0_SEG2'
264 | #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:266:19: note: in expansion of macro 'BASE_INNER'
266 | #define BASE(seg) BASE_INNER(seg)
| ^~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:273:21: note: in expansion of macro 'BASE'
273 | .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_dpp.h:42:9: note: in expansion of macro 'SRI'
42 | SRI(CM_GAMCOR_LUT_INDEX, CM, id),\
| ^~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_dpp.h:161:9: note: in expansion of macro 'DPP_REG_LIST_DCN30_COMMON'
161 | DPP_REG_LIST_DCN30_COMMON(id), \
| ^~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:543:9: note: in expansion of macro 'DPP_REG_LIST_DCN30'
543 | DPP_REG_LIST_DCN30(id),\
| ^~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn31/dcn31_resource.c:547:9: note: in expansion of macro 'dpp_regs'
547 | dpp_regs(0),
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/yellow_carp_offset.h:388:52: note: (near initialization for 'dpp_regs[0].CM_GAMCOR_LUT_INDEX')
388 | #define DCN_BASE__INST0_SEG2 0x000034C0
vim +11936 drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dpcs/dpcs_4_2_0_offset.h
11934
11935 //RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6
11936 #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4__SHIFT 0x10
11937 #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DISABLE__SHIFT 0x11
11938 #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DISABLE_ACK__SHIFT 0x12
11939 #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DP4_MASK 0x00010000L
11940 #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DISABLE_MASK 0x00020000L
11941 #define RDPCSPIPE0_RDPCSPIPE_PHY_CNTL6__RDPCS_PHY_DPALT_DISABLE_ACK_MASK 0x00040000L
11942
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
Download attachment ".config.gz" of type "application/gzip" (41768 bytes)
Powered by blists - more mailing lists