[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAPLW+4mLEbmtC=M5q_RJSn7UGca5dk=uTJE9E2ruYTK_9AhxDg@mail.gmail.com>
Date: Mon, 22 Nov 2021 00:53:34 +0200
From: Sam Protsenko <semen.protsenko@...aro.org>
To: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Sylwester Nawrocki <s.nawrocki@...sung.com>,
Paweł Chmiel <pawel.mikolaj.chmiel@...il.com>,
Chanwoo Choi <cw00.choi@...sung.com>,
Tomasz Figa <tomasz.figa@...il.com>,
Rob Herring <robh+dt@...nel.org>,
Stephen Boyd <sboyd@...nel.org>,
Michael Turquette <mturquette@...libre.com>
Cc: Sumit Semwal <sumit.semwal@...aro.org>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org
Subject: Re: [PATCH 0/2] clk: samsung: exynos850: Implement CMU_CMGP
On Tue, 9 Nov 2021 at 18:44, Sam Protsenko <semen.protsenko@...aro.org> wrote:
>
> This series adds CMU_CMGP clock domain to Exynos850 clock driver. In
> particular it needs to enable HSI2C (High-Speed I2C) nodes. This series
> depends on CMU_APM series [1].
>
> Tested via /sys/kernel/debug/clk/clk_summary:
>
> <<<<<<<<<<<<<<<<<<<<<<<<<<<< cut here >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
> enable prepare protect
> clock count count count rate
> ---------------------------------------------------------------------
>
> clk_rco_cmgp 0 0 0 49152000
> oscclk 1 1 0 26000000
> mout_cmgp_adc 0 0 0 26000000
> ...
> gout_clkcmu_cmgp_bus 1 1 0 399750000
> gout_cmgp_usi1_pclk 0 0 0 399750000
> gout_cmgp_usi0_pclk 0 0 0 399750000
> gout_gpio_cmgp_pclk 0 0 0 399750000
> dout_cmgp_adc 0 0 0 28553572
> mout_cmgp_usi1 0 0 0 399750000
> dout_cmgp_usi1 0 0 0 199875000
> gout_cmgp_usi1_ipclk 0 0 0 199875000
> mout_cmgp_usi0 0 0 0 399750000
> dout_cmgp_usi0 0 0 0 199875000
> gout_cmgp_usi0_ipclk 0 0 0 199875000
> <<<<<<<<<<<<<<<<<<<<<<<<<<<< cut here >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
>
> [1] https://lkml.org/lkml/2021/10/22/979
>
> Sam Protsenko (2):
> dt-bindings: clock: samsung: Document Exynos850 CMU_CMGP
> clk: samsung: exynos850: Implement CMU_CMGP domain
>
> .../clock/samsung,exynos850-clock.yaml | 19 ++++
> drivers/clk/samsung/clk-exynos850.c | 100 ++++++++++++++++++
> include/dt-bindings/clock/exynos850.h | 17 +++
> 3 files changed, 136 insertions(+)
>
> --
> 2.30.2
>
This patch series is superseded by:
[PATCH 0/6] clk: samsung: exynos850: Clock driver improvements
(going to submit that soon).
Powered by blists - more mailing lists