[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <190aa098-6653-bdcd-3476-574b4bed8496@samsung.com>
Date: Mon, 22 Nov 2021 10:54:55 +0100
From: Sylwester Nawrocki <s.nawrocki@...sung.com>
To: Sam Protsenko <semen.protsenko@...aro.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Chanwoo Choi <cw00.choi@...sung.com>,
Tomasz Figa <tomasz.figa@...il.com>,
Rob Herring <robh+dt@...nel.org>,
Stephen Boyd <sboyd@...nel.org>,
Michael Turquette <mturquette@...libre.com>
Cc: David Virag <virag.david003@...il.com>,
Paweł Chmiel <pawel.mikolaj.chmiel@...il.com>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-samsung-soc@...r.kernel.org
Subject: Re: [PATCH 4/6] clk: samsung: exynos850: Implement CMU_CMGP domain
On 22.11.2021 00:27, Sam Protsenko wrote:
> CMU_CMGP clock domain provides clocks for CMGP IP-core (Common GPIO).
> CMGP module encapsulates next blocks:
> - 8 GPIO lines
> - 1 GPADC
> - 2 USI blocks, each can be configured to provide one of
> UART/SPI/HSI2C serial interfaces
>
> Signed-off-by: Sam Protsenko <semen.protsenko@...aro.org>
> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
Applied, thanks.
Powered by blists - more mailing lists