[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20211203044339.exx77afqgkbdhqgs@vireshk-i7>
Date: Fri, 3 Dec 2021 10:13:39 +0530
From: Viresh Kumar <viresh.kumar@...aro.org>
To: Herve Codina <herve.codina@...tlin.com>
Cc: Viresh Kumar <vireshk@...nel.org>,
Shiraz Hashim <shiraz.linux.kernel@...il.com>, soc@...nel.org,
Rob Herring <robh+dt@...nel.org>,
Thomas Gleixner <tglx@...utronix.de>,
Marc Zyngier <maz@...nel.org>,
Linus Walleij <linus.walleij@...aro.org>,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-gpio@...r.kernel.org,
Thomas Petazzoni <thomas.petazzoni@...tlin.com>
Subject: Re: [PATCH 0/6] spear: Fix SPEAr3XX plgpio support
On 02-12-21, 10:52, Herve Codina wrote:
> Hi,
>
> This patch series fixes the plgpio support on SPEAr3xx SOCs.
>
> The first four patches of this series fixes a ressources
> sharing issue between the plgpio driver and the pinmux
> driver.
> Indeed, these two drivers can use the same IO address range
> on some SPEAr3xx SOCs.
> To solve the issue, a regmap (syscon managed) is used in both
> drivers and the plgpio driver can reference the pinmux regmap
> to use it.
>
> The second part of this series is related to IRQs.
> The plgpio on SPEAr320s SOC uses an IRQ line in the reserve
> range (from SPEAr320 point of view).
> This issue is fixed enabling all the 'reserved' IRQs and
> adding a dtsi file for the SPEAr320s with the correct interrupt
> for the plgpio node.
>
> Best regards,
> Herve
>
> Herve Codina (6):
> pinctrl: spear: spear: Convert to regmap
> pinctrl: spear: plgpio: Convert to regmap
> pinctrl: spear: plgpio: Introduce regmap phandle
> ARM: dts: spear3xx: Use plgpio regmap in SPEAr310 and SPEAr320
> irq: spear-shirq: Add support for IRQ 0..6
> ARM: dts: spear3xx: Add spear320s dtsi
Acked-by: Viresh Kumar <viresh.kumar@...aro.org>
--
viresh
Powered by blists - more mailing lists