lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CO6PR18MB4465F1A9FFB5C36E75A7749EE3759@CO6PR18MB4465.namprd18.prod.outlook.com>
Date:   Tue, 14 Dec 2021 12:27:08 +0000
From:   Bharat Bhushan <bbhushan2@...vell.com>
To:     Will Deacon <will@...nel.org>
CC:     "mark.rutland@....com" <mark.rutland@....com>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        Bhaskara Budiredla <bbudiredla@...vell.com>,
        Sunil Kovvuri Goutham <sgoutham@...vell.com>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [EXT] Re: [PATCH v6 4/4] perf/marvell: cn10k DDR perf event core
 ownership



> -----Original Message-----
> From: Will Deacon <will@...nel.org>
> Sent: Tuesday, December 14, 2021 5:55 PM
> To: Bharat Bhushan <bbhushan2@...vell.com>
> Cc: mark.rutland@....com; robh+dt@...nel.org; Bhaskara Budiredla
> <bbudiredla@...vell.com>; Sunil Kovvuri Goutham <sgoutham@...vell.com>;
> linux-arm-kernel@...ts.infradead.org; devicetree@...r.kernel.org; linux-
> kernel@...r.kernel.org
> Subject: [EXT] Re: [PATCH v6 4/4] perf/marvell: cn10k DDR perf event core
> ownership
> 
> External Email
> 
> ----------------------------------------------------------------------
> On Fri, Oct 29, 2021 at 05:26:43PM +0530, Bharat Bhushan wrote:
> > As DDR perf event counters are not per core, so they should be
> > accessed only by one core at a time. Select new core when previously
> > owning core is going offline.
> >
> > Signed-off-by: Bharat Bhushan <bbhushan2@...vell.com>
> > ---
> > v1->v6
> >  - No Change
> >
> >  drivers/perf/marvell_cn10k_ddr_pmu.c | 50 ++++++++++++++++++++++++++--
> >  include/linux/cpuhotplug.h           |  1 +
> >  2 files changed, 49 insertions(+), 2 deletions(-)
> 
> I don't think the driver is much use without this patch, so please can you move
> the Kconfig stuff to a patch at the end so that the driver can't be enabled in a
> broken state half way through the series?

Okay, will change.

Thanks
-Bharat

> 
> Will

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ