[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <BY5PR02MB6947DBD1D5DEFAF24EC3E5ACA52C9@BY5PR02MB6947.namprd02.prod.outlook.com>
Date: Mon, 7 Feb 2022 04:31:00 +0000
From: Bharat Kumar Gogada <bharatku@...inx.com>
To: Bharat Kumar Gogada <bharatku@...inx.com>,
"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
CC: "lorenzo.pieralisi@....com" <lorenzo.pieralisi@....com>,
"bhelgaas@...gle.com" <bhelgaas@...gle.com>,
Michal Simek <michals@...inx.com>
Subject: RE: [PATCH 0/2] Add support for Xilinx Versal CPM5 Root Port
Hi All,
Sorry for resending, my mailbox didn't show one patch, resent this assuming patch was missing.
Regards,
Bharat
> -----Original Message-----
> From: Bharat Kumar Gogada <bharat.kumar.gogada@...inx.com>
> Sent: Monday, February 7, 2022 9:43 AM
> To: linux-pci@...r.kernel.org; linux-kernel@...r.kernel.org
> Cc: lorenzo.pieralisi@....com; bhelgaas@...gle.com; Michal Simek
> <michals@...inx.com>; Bharat Kumar Gogada <bharatku@...inx.com>
> Subject: [PATCH 0/2] Add support for Xilinx Versal CPM5 Root Port
>
> Xilinx Versal Premium series has CPM5 block which supports Root port
> functioning at Gen5 speed.
> Xilinx Versal CPM5 has few changes with existing CPM block.
> - CPM5 has dedicated register space for control and status registers.
> - CPM5 legacy interrupt handling needs additonal register bit
> to enable and handle legacy interrupts.
>
> Bharat Kumar Gogada (2):
> PCI: xilinx-cpm: Update YAML schemas for Versal CPM5 Root Port
> PCI: xilinx-cpm: Add support for Versal CPM5 Root Port driver
>
> .../bindings/pci/xilinx-versal-cpm.yaml | 47 ++++++++++++++++---
> drivers/pci/controller/pcie-xilinx-cpm.c | 33 ++++++++++++-
> 2 files changed, 72 insertions(+), 8 deletions(-)
>
> --
> 2.17.1
Powered by blists - more mailing lists