[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YhANx8ysGKXWBD3B@hirez.programming.kicks-ass.net>
Date: Fri, 18 Feb 2022 22:21:11 +0100
From: Peter Zijlstra <peterz@...radead.org>
To: Josh Poimboeuf <jpoimboe@...hat.com>
Cc: x86@...nel.org, joao@...rdrivepizza.com, hjl.tools@...il.com,
andrew.cooper3@...rix.com, linux-kernel@...r.kernel.org,
ndesaulniers@...gle.com, keescook@...omium.org,
samitolvanen@...gle.com, mark.rutland@....com,
alyssa.milburn@...el.com
Subject: Re: [PATCH 05/29] x86: Base IBT bits
On Fri, Feb 18, 2022 at 01:14:51PM -0800, Josh Poimboeuf wrote:
> On Fri, Feb 18, 2022 at 05:49:07PM +0100, Peter Zijlstra wrote:
> > +#ifdef CONFIG_X86_64
> > +#define ASM_ENDBR "endbr64\n\t"
> > +#else
> > +#define ASM_ENDBR "endbr32\n\t"
> > +#endif
>
> Is it safe to assume all supported assemblers know this instruction?
I was hoping the answer was yes, given CC_HAS_IBT.
Powered by blists - more mailing lists