lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CO1PR11MB48656C16015281F79675809D92379@CO1PR11MB4865.namprd11.prod.outlook.com>
Date:   Fri, 18 Feb 2022 10:55:50 +0000
From:   <Kavyasree.Kotagiri@...rochip.com>
To:     <michael@...le.cc>
CC:     <Manohar.Puri@...rochip.com>, <Nicolas.Ferre@...rochip.com>,
        <UNGLinuxDriver@...rochip.com>, <alexandre.belloni@...tlin.com>,
        <arnd@...db.de>, <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>, <olof@...om.net>,
        <robh+dt@...nel.org>, <soc@...nel.org>,
        <Tudor.Ambarus@...rochip.com>
Subject: RE: [PATCH v4] ARM: dts: add DT for lan966 SoC and 2-port board
 pcb8291

> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
> 
> Hi,
> 
> >  arch/arm/boot/dts/Makefile            |   2 +
> >  arch/arm/boot/dts/lan966x.dtsi        | 237 ++++++++++++++++++++++++++
> >  arch/arm/boot/dts/lan966x_pcb8291.dts |  61 +++++++
> 
> Please rename this to lan966x-pcb8921.dts. All (most?) of the device
> tree files use the dash as a seperator between the SoC and the board.
> 
Ok. I will change it.

> > diff --git a/arch/arm/boot/dts/lan966x.dtsi
> b/arch/arm/boot/dts/lan966x.dtsi
> > new file mode 100644
> > index 000000000000..91ee9e0684f4
> > --- /dev/null
> > +++ b/arch/arm/boot/dts/lan966x.dtsi
> > @@ -0,0 +1,237 @@
> > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> > +/*
> > + * lan966x.dtsi - Device Tree Include file for Microchip LAN966 family SoC
> > + *
> > + * Copyright (C) 2021 Microchip Technology, Inc. and its subsidiaries
> > + *
> > + * Author: Kavyasree Kotagiri <kavyasree.kotagiri@...rochip.com>
> > + *
> > + */
> > +
> > +#include <dt-bindings/interrupt-controller/irq.h>
> > +#include <dt-bindings/interrupt-controller/arm-gic.h>
> > +#include <dt-bindings/mfd/atmel-flexcom.h>
> > +#include <dt-bindings/dma/at91.h>
> > +#include <dt-bindings/gpio/gpio.h>
> > +#include <dt-bindings/clock/microchip,lan966x.h>
> > +
> > +/ {
> > +     model = "Microchip LAN966 family SoC";
> > +     compatible = "microchip,lan966";
> 
> Undocumented compatible string. I see that the actual board
> is documented in
>   Documentation/devicetree/bindings/arm/atmel-at91.yaml
> 
> But as Arnd mentioned, this doesn't really make sense here
> as you have to override it in the actual board dts anyway.
> 
> > +     interrupt-parent = <&gic>;
> > +     #address-cells = <1>;
> > +     #size-cells = <1>;
> > +
> > +     cpus {
> > +             #address-cells = <1>;
> > +             #size-cells = <0>;
> > +
> > +             cpu@0 {
> > +                     device_type = "cpu";
> > +                     compatible = "arm,cortex-a7";
> > +                     clock-frequency = <600000000>;
> > +                     reg = <0x0>;
> > +             };
> > +     };
> > +
> > +     clocks {
> > +             sys_clk: sys_clk {
> > +                     compatible = "fixed-clock";
> > +                     #clock-cells = <0>;
> > +                     clock-frequency = <162500000>;
> > +             };
> > +
> > +             cpu_clk: cpu_clk {
> > +                     compatible = "fixed-clock";
> > +                     #clock-cells = <0>;
> > +                     clock-frequency = <600000000>;
> > +             };
> > +
> > +             ddr_clk: ddr_clk {
> > +                     compatible = "fixed-clock";
> > +                     #clock-cells = <0>;
> > +                     clock-frequency = <300000000>;
> > +             };
> > +
> > +             nic_clk: nic_clk {
> > +                     compatible = "fixed-clock";
> > +                     #clock-cells = <0>;
> > +                     clock-frequency = <200000000>;
> > +             };
> > +     };
> > +
> > +     clks: clock-controller@...c00a8 {
> > +             compatible = "microchip,lan966x-gck";
> > +             #clock-cells = <1>;
> > +             clocks = <&cpu_clk>, <&ddr_clk>, <&sys_clk>;
> > +             clock-names = "cpu", "ddr", "sys";
> > +             reg = <0xe00c00a8 0x38>;
> > +     };
> > +
> > +     timer {
> > +             compatible = "arm,armv7-timer";
> > +             interrupt-parent = <&gic>;
> > +             interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) |
> IRQ_TYPE_LEVEL_LOW)>,
> > +                          <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) |
> IRQ_TYPE_LEVEL_LOW)>,
> > +                          <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(8) |
> IRQ_TYPE_LEVEL_LOW)>,
> > +                          <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) |
> IRQ_TYPE_LEVEL_LOW)>;
> > +             clock-frequency = <37500000>;
> > +             arm,cpu-registers-not-fw-configured;
> > +     };
> > +
> > +     soc {
> > +             compatible = "simple-bus";
> > +             #address-cells = <1>;
> > +             #size-cells = <1>;
> > +             ranges;
> > +
> > +             flx0: flexcom@...40000 {
> > +                     compatible = "atmel,sama5d2-flexcom";
> 
> Are these expected to be exactly the same between the lan966x and the
> sama5d2 or do you need something like
> 
> compatible = "microchip,lan966x-flexcom", "atmel,sama5d2-flexcom";
> 
> for the case when you need to make SoC specific settings/workarounds?
> 
Yes, it is the same. No workarounds required.

> > +                     reg = <0xe0040000 0x100>;
> > +                     clocks = <&clks GCK_ID_FLEXCOM0>;
> > +                     #address-cells = <1>;
> > +                     #size-cells = <1>;
> > +                     ranges = <0x0 0xe0040000 0x800>;
> > +                     status = "disabled";
> > +             };
> > +
> > +             flx1: flexcom@...44000 {
> > +                     compatible = "atmel,sama5d2-flexcom";
> > +                     reg = <0xe0044000 0x100>;
> > +                     clocks = <&clks GCK_ID_FLEXCOM1>;
> > +                     #address-cells = <1>;
> > +                     #size-cells = <1>;
> > +                     ranges = <0x0 0xe0044000 0x800>;
> > +                     status = "disabled";
> > +             };
> > +
> > +             trng: trng@...48000 {
> 
> Tudor already mentioned this..
> 
> > +                     compatible = "atmel,at91sam9g45-trng";
> > +                     reg = <0xe0048000 0x100>;
> > +                     clocks = <&nic_clk>;
> > +             };
> > +
> > +             aes: aes@...4c000 {
> 
> .. and this ..
> 
> > +                     compatible = "atmel,at91sam9g46-aes";
> > +                     reg = <0xe004c000 0x100>;
> > +                     interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
> > +                     dmas = <&dma0 AT91_XDMAC_DT_PERID(13)>,
> > +                            <&dma0 AT91_XDMAC_DT_PERID(12)>;
> > +                     dma-names = "rx", "tx";
> > +                     clocks = <&nic_clk>;
> > +                     clock-names = "aes_clk";
> > +             };
> > +
> > +             flx2: flexcom@...60000 {
> > +                     compatible = "atmel,sama5d2-flexcom";
> > +                     reg = <0xe0060000 0x100>;
> > +                     clocks = <&clks GCK_ID_FLEXCOM2>;
> > +                     #address-cells = <1>;
> > +                     #size-cells = <1>;
> > +                     ranges = <0x0 0xe0060000 0x800>;
> > +                     status = "disabled";
> > +             };
> > +
> > +             flx3: flexcom@...64000 {
> > +                     compatible = "atmel,sama5d2-flexcom";
> > +                     reg = <0xe0064000 0x100>;
> > +                     clocks = <&clks GCK_ID_FLEXCOM3>;
> > +                     #address-cells = <1>;
> > +                     #size-cells = <1>;
> > +                     ranges = <0x0 0xe0064000 0x800>;
> > +                     status = "disabled";
> > +
> > +                     usart3: serial@200 {
> > +                             compatible = "atmel,at91sam9260-usart";
> > +                             reg = <0x200 0x200>;
> > +                             interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
> > +                             clocks = <&nic_clk>;
> > +                             clock-names = "usart";
> > +                             atmel,fifo-size = <32>;
> > +                             status = "disabled";
> > +                     };
> > +             };
> > +
> > +             dma0: dma-controller@...68000 {
> > +                     compatible = "microchip,sama7g5-dma";
> > +                     reg = <0xe0068000 0x1000>;
> > +                     interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
> > +                     #dma-cells = <1>;
> > +                     clocks = <&nic_clk>;
> > +                     clock-names = "dma_clk";
> > +             };
> > +
> > +             sha: sha@...6c000 {
> 
> .. and this one.
> 
> > +                     compatible = "atmel,at91sam9g46-sha";
> > +                     reg = <0xe006c000 0xec>;
> > +                     interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
> > +                     dmas = <&dma0 AT91_XDMAC_DT_PERID(14)>;
> > +                     dma-names = "tx";
> > +                     clocks = <&nic_clk>;
> > +                     clock-names = "sha_clk";
> > +             };
> > +
> > +             flx4: flexcom@...70000 {
> > +                     compatible = "atmel,sama5d2-flexcom";
> > +                     reg = <0xe0070000 0x100>;
> > +                     clocks = <&clks GCK_ID_FLEXCOM4>;
> > +                     #address-cells = <1>;
> > +                     #size-cells = <1>;
> > +                     ranges = <0x0 0xe0070000 0x800>;
> > +                     status = "disabled";
> > +             };
> > +
> > +             timer0: timer@...8c000 {
> > +                     compatible = "snps,dw-apb-timer";
> > +                     reg = <0xe008c000 0x400>;
> > +                     clocks = <&nic_clk>;
> > +                     clock-names = "timer";
> > +                     interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
> > +             };
> > +
> > +             watchdog: watchdog@...90000 {
> > +                     compatible = "snps,dw-wdt";
> > +                     reg = <0xe0090000 0x1000>;
> > +                     interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
> > +                     clocks = <&nic_clk>;
> > +             };
> > +
> > +             can0: can@...1c000 {
> > +                     compatible = "bosch,m_can";
> > +                     reg = <0xe081c000 0xfc>, <0x00100000 0x4000>;
> > +                     reg-names = "m_can", "message_ram";
> > +                     interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
> > +                                  <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
> > +                     interrupt-names = "int0", "int1";
> > +                     clocks = <&clks GCK_ID_MCAN0>, <&clks GCK_ID_MCAN0>;
> > +                     clock-names = "hclk", "cclk";
> > +                     assigned-clocks = <&clks GCK_ID_MCAN0>;
> > +                     assigned-clock-rates = <40000000>;
> > +                     bosch,mram-cfg = <0x0 0 0 64 0 0 32 32>;
> > +                     status = "disabled";
> > +             };
> > +
> > +             gpio: pinctrl@...04064 {
> > +                     compatible = "microchip,lan966x-pinctrl";
> > +                     reg = <0xe2004064 0xb4>,
> > +                         <0xe2010024 0x138>;
> > +                     gpio-controller;
> > +                     #gpio-cells = <2>;
> > +                     gpio-ranges = <&gpio 0 0 78>;
> > +                     interrupt-controller;
> > +                     interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
> > +                     #interrupt-cells = <2>;
> > +             };
> > +
> > +             gic: interrupt-controller@...11000 {
> > +                     compatible = "arm,gic-400", "arm,cortex-a7-gic";
> > +                     #interrupt-cells = <3>;
> > +                     interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
> > +                     interrupt-controller;
> > +                     reg = <0xe8c11000 0x1000>,
> > +                           <0xe8c12000 0x2000>,
> > +                           <0xe8c14000 0x2000>,
> > +                           <0xe8c16000 0x2000>;
> > +             };
> > +     };
> > +};
> 
> Overall most of the referenced bindings lack a proper yaml version :/
> 
> -michael

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ