| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 22 Feb 2022 10:26:20 +0530
From: Rohit Agarwal <quic_rohiagar@...cinc.com>
To: bjorn.andersson@...aro.org, agross@...nel.org,
mturquette@...libre.com, sboyd@...nel.org, robh+dt@...nel.org,
manivannan.sadhasivam@...aro.org
Cc: linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Rohit Agarwal <quic_rohiagar@...cinc.com>
Subject: [PATCH v4 0/5] Add APCS support for SDX65
Hello,
Changes from v3:
- Removed the redundant patches after addressing Mani's comments.
- Rebased on top of v5.17-rc5.
Changes from v2:
- Addressed Stephen's comments and made necessary changes.
- Rebased on top
Changes from v1:
- Addressed Mani's comments and made necessary changes.
- Removed the last patch from the series as it became redundant after making changes.
This series adds APCS mailbox and clock support for SDX65. The APCS IP in SDX65
provides IPC and clock functionalities.
Thanks,
Rohit
Rohit Agarwal (5):
dt-bindings: clock: Add A7 PLL binding for SDX65
clk: qcom: Add A7 PLL support for SDX65
ARM: dts: qcom: sdx65: Add support for A7 PLL clock
ARM: dts: qcom: sdx65: Add support for APCS block
clk: qcom: Add SDX65 APCS clock controller support
Documentation/devicetree/bindings/clock/qcom,a7pll.yaml | 2 +-
arch/arm/boot/dts/qcom-sdx65.dtsi | 17 +++++++++++++++++
drivers/clk/qcom/Kconfig | 12 ++++++------
3 files changed, 24 insertions(+), 7 deletions(-)
--
2.7.4
Powered by blists - more mailing lists