lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YhzLmNcJH2KsXsMC@sirena.org.uk>
Date:   Mon, 28 Feb 2022 13:18:16 +0000
From:   Mark Brown <broonie@...nel.org>
To:     Christophe Leroy <christophe.leroy@...roup.eu>
Cc:     Rob Herring <robh+dt@...nel.org>, Pratyush Yadav <p.yadav@...com>,
        linux-kernel@...r.kernel.org, linux-spi@...r.kernel.org,
        devicetree@...r.kernel.org
Subject: Re: [PATCH v1 1/2] spi: Add new mode to generate additional clock
 cycles

On Sun, Feb 27, 2022 at 11:00:34AM +0100, Christophe Leroy wrote:

> +  spi-trailing-clock:
> +    description:
> +      Add a few clock cycles (minimum 2) with chipselect OFF after transfers.
> +

We should make this a specification of the actual requirement, not just
a boolean with a vague "a few" requirement - with the above we'd have to
add a new property if some device turns up which requires three clocks
instead of two.

Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ