linux-kernel - RE: [PATCH v2 0/2] Add support for Xilinx Versal CPM5 Root Port

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <BY5PR02MB69477EE1159C7C1DB1155FE1A5039@BY5PR02MB6947.namprd02.prod.outlook.com>
Date:   Wed, 2 Mar 2022 09:37:56 +0000
From:   Bharat Kumar Gogada <bharatku@...inx.com>
To:     Bharat Kumar Gogada <bharatku@...inx.com>,
        "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
CC:     "lorenzo.pieralisi@....com" <lorenzo.pieralisi@....com>,
        "bhelgaas@...gle.com" <bhelgaas@...gle.com>,
        Michal Simek <michals@...inx.com>
Subject: RE: [PATCH v2 0/2] Add support for Xilinx Versal CPM5 Root Port

Ping

> -----Original Message-----
> From: Bharat Kumar Gogada <bharat.kumar.gogada@...inx.com>
> Sent: Tuesday, February 15, 2022 6:16 PM
> To: linux-pci@...r.kernel.org; linux-kernel@...r.kernel.org
> Cc: lorenzo.pieralisi@....com; bhelgaas@...gle.com; Michal Simek
> <michals@...inx.com>; Bharat Kumar Gogada <bharatku@...inx.com>
> Subject: [PATCH v2 0/2] Add support for Xilinx Versal CPM5 Root Port
> 
> Xilinx Versal Premium series has CPM5 block which supports Root Port
> functioning at Gen5 speed.
> 
> Xilinx Versal CPM5 has few changes with existing CPM block.
> - CPM5 has dedicated register space for control and status registers.
> - CPM5 legacy interrupt handling needs additonal register bit
>   to enable and handle legacy interrupts.
> 
> Changes in v2:
> - changed commit message.
> 
> Bharat Kumar Gogada (2):
>   dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port
>   PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
> 
>  .../bindings/pci/xilinx-versal-cpm.yaml       | 47 ++++++++++++++++---
>  drivers/pci/controller/pcie-xilinx-cpm.c      | 33 ++++++++++++-
>  2 files changed, 72 insertions(+), 8 deletions(-)
> 
> --
> 2.17.1