linux-kernel - RE: [PATCH v11 0/9] Add Sunplus SP7021 SoC Support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <be7f6ea70a5146a190c750695aead7f5@cqplus1.com>
Date:   Wed, 23 Mar 2022 02:40:51 +0000
From:   qinjian[覃健] <qinjian@...lus1.com>
To:     Sudeep Holla <sudeep.holla@....com>
CC:     "krzysztof.kozlowski@...onical.com" 
        <krzysztof.kozlowski@...onical.com>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "mturquette@...libre.com" <mturquette@...libre.com>,
        "sboyd@...nel.org" <sboyd@...nel.org>,
        "tglx@...utronix.de" <tglx@...utronix.de>,
        "maz@...nel.org" <maz@...nel.org>,
        "p.zabel@...gutronix.de" <p.zabel@...gutronix.de>,
        "linux@...linux.org.uk" <linux@...linux.org.uk>,
        "arnd@...db.de" <arnd@...db.de>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>
Subject: RE: [PATCH v11 0/9] Add Sunplus SP7021 SoC Support

> 
> Not related to this series, but to the platform in general. You still
> need to resolved the boot/cpu-method for this platform before you add
> support for all the 4 cpus on this platform. I remember discussing about
> CPUIdle on a separate thread. I thought this is best thread to remind that
> so that it is addressed before we see either cpuidle or cpuhotplug support
> on this platform.
> 
> --
> Regards,
> Sudeep

Thanks for your comments.
Currently,  we boot all 4 cores via psci successfully.