linux-kernel - Re: [PATCH 4/5] phy: Add ARTPEC-8 PCIe PHY driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <20220329062220epcms2p2e66ed043478fd6c40906863cead7e8de@epcms2p2>
Date:   Tue, 29 Mar 2022 15:22:20 +0900
From:   이왕석 <wangseok.lee@...sung.com>
To:     Krzysztof Kozlowski <krzk@...nel.org>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "krzk+dt@...nel.org" <krzk+dt@...nel.org>,
        "kishon@...com" <kishon@...com>,
        "vkoul@...nel.org" <vkoul@...nel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "jesper.nilsson@...s.com" <jesper.nilsson@...s.com>,
        "lars.persson@...s.com" <lars.persson@...s.com>
CC:     "bhelgaas@...gle.com" <bhelgaas@...gle.com>,
        "linux-phy@...ts.infradead.org" <linux-phy@...ts.infradead.org>,
        "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "lorenzo.pieralisi@....com" <lorenzo.pieralisi@....com>,
        "kw@...ux.com" <kw@...ux.com>,
        "linux-arm-kernel@...s.com" <linux-arm-kernel@...s.com>,
        "kernel@...s.com" <kernel@...s.com>,
        전문기 <moonki.jun@...sung.com>
Subject: Re: [PATCH 4/5] phy: Add ARTPEC-8 PCIe PHY driver

> --------- Original Message ---------
> Sender : Krzysztof Kozlowski <krzk@...nel.org>
> Date : 2022-03-28 22:09 (GMT+9)
> Title : Re: [PATCH 4/5] phy: Add ARTPEC-8 PCIe PHY driver
>  
> On 28/03/2022 04:18, 이왕석 wrote:
>> Add support Axis, ARTPEC-8 SoC.
>> ARTPEC-8 is the SoC platform of Axis Communications.
>> This is based on arm64 and support GEN4 & 2lane.
>> This driver provides PHY interface for ARTPEC-8 SoC PCIe controller,
>> based on Samsung PCIe PHY IP.
>> 
> 
> You already sent it on 28th of January and did not respond to my comments.
> 
> Please do not resend same/similar code, but instead respond to comments
> received earlier.
> 
> Best regards,
> Krzysztof
Hello, Krzysztof

Yes, you are right.
I have sent a patch set this time, 
including parts that need to be modified in the previously sent patch.
Please ignore previously sent patch and refer to the new patch set.
I also replied to the previous e-mail,
but the email address was wrong and returned.

Thanks.