[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <Yk2VpQIwzlgifZ92@orome>
Date: Wed, 6 Apr 2022 15:29:09 +0200
From: Thierry Reding <thierry.reding@...il.com>
To: Aniruddha Rao <anrao@...dia.com>
Cc: Rob Herring <robh+dt@...nel.org>,
Jonathan Hunter <jonathanh@...dia.com>,
linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: tegra: Update SDMMC1/3 clock source for Tegra194
On Wed, Mar 16, 2022 at 03:14:45PM +0530, Aniruddha Rao wrote:
> The default parent for SDMMC1/3 clock sources can provide maximum frequency
> of 136MHz for SDR104 mode.
> Update parent clock source for SDMMC1/SDMMC3 instances
> to increase the output clock frequency to 195MHz and improve the perf.
>
> Signed-off-by: Aniruddha Rao <anrao@...dia.com>
> ---
> arch/arm64/boot/dts/nvidia/tegra194.dtsi | 10 ++++++++++
> 1 file changed, 10 insertions(+)
Applied, thanks.
Thierry
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists