[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <41a8e5353f95ec1031f5700588313d379b63ec78.camel@aosc.io>
Date: Sat, 23 Apr 2022 08:07:10 +0800
From: Icenowy Zheng <icenowy@...c.io>
To: Samuel Holland <samuel@...lland.org>,
Mark Brown <broonie@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
Jernej Skrabec <jernej.skrabec@...il.com>,
Maxime Ripard <mripard@...nel.org>
Cc: linux-spi@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-sunxi@...ts.linux.dev,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 4/4] spi: sun6i: add support for R329 SPI controllers
在 2022-04-22星期五的 18:59 -0500,Samuel Holland写道:
> On 4/22/22 10:56 AM, icenowy@...look.com wrote:
> > From: Icenowy Zheng <icenowy@...c.io>
> >
> > R329 has two SPI controllers. One of it is quite similar to
> > previous
> > ones, but with internal clock divider removed; the other added MIPI
> > DBI
> > Type-C offload based on the first one.
> >
> > Add basical support for these controllers. As we're not going to
> > support the DBI functionality now, just implement the two kinds of
> > controllers as the same.
>
> I'm curious what speeds you were able to use SPI at. On D1, with
> effectively
> these same changes, I would always get corrupted data when reading
> from the
> onboard SPI NAND on the Nezha board. However, if I enabled the "new
> mode of
> sample timing" (bit 2 in GBL_CTL_REG), I got the correct data.
See 7.3.3.10 of R329_User_Manual_v1.0.pdf ? (named SPI sample mode and
Run Clock configuration)
>
> Regards,
> Samuel
Powered by blists - more mailing lists