[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YnGjScfQA9axBYBO@robh.at.kernel.org>
Date: Tue, 3 May 2022 16:48:57 -0500
From: Rob Herring <robh@...nel.org>
To: matthias.bgg@...nel.org
Cc: mturquette@...libre.com, sboyd@...nel.org,
allen-kh.cheng@...iatek.com, weiyi.lu@...iatek.com,
chun-jie.chen@...iatek.com, linux-kernel@...r.kernel.org,
ikjn@...omium.org, miles.chen@...iatek.com,
linux-mediatek@...ts.infradead.org,
krzysztof.kozlowski+dt@...aro.org, linux-clk@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
angelogioacchino.delregno@...labora.com,
Matthias Brugger <matthias.bgg@...il.com>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
devicetree@...r.kernel.org
Subject: Re: [PATCH v2 1/2] dt-bindings: ARM: Mediatek: Remove msdc binding
of MT8192 clock
On Fri, Apr 29, 2022 at 02:31:31PM +0200, matthias.bgg@...nel.org wrote:
> From: Matthias Brugger <matthias.bgg@...il.com>
>
> The msdc gate is part of the MMC driver. Delete the binding description
> of this node.
An ABI break is okay because ...?
> Signed-off-by: Matthias Brugger <matthias.bgg@...il.com>
>
> ---
>
> Changes in v2:
> - Delete compatible in binding descprition as well
>
> .../bindings/arm/mediatek/mediatek,mt8192-clock.yaml | 8 --------
> 1 file changed, 8 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
> index c8c67c033f8c..b57cc2e69efb 100644
> --- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
> +++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
> @@ -24,7 +24,6 @@ properties:
> - mediatek,mt8192-imp_iic_wrap_w
> - mediatek,mt8192-imp_iic_wrap_n
> - mediatek,mt8192-msdc_top
> - - mediatek,mt8192-msdc
> - mediatek,mt8192-mfgcfg
> - mediatek,mt8192-imgsys
> - mediatek,mt8192-imgsys2
> @@ -107,13 +106,6 @@ examples:
> #clock-cells = <1>;
> };
>
> - - |
> - msdc: clock-controller@...60000 {
> - compatible = "mediatek,mt8192-msdc";
> - reg = <0x11f60000 0x1000>;
> - #clock-cells = <1>;
> - };
> -
> - |
> mfgcfg: clock-controller@...bf000 {
> compatible = "mediatek,mt8192-mfgcfg";
> --
> 2.34.1
>
>
Powered by blists - more mailing lists