linux-kernel - Re: [PATCH v14 0/9] Add Sunplus SP7021 SoC Support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 6 May 2022 10:49:41 +0200
From:   Arnd Bergmann <arnd@...db.de>
To:     qinjian[覃健] <qinjian@...lus1.com>
Cc:     Arnd Bergmann <arnd@...db.de>,
        Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
        Rob Herring <robh+dt@...nel.org>,
        Michael Turquette <mturquette@...libre.com>,
        Stephen Boyd <sboyd@...nel.org>,
        Thomas Gleixner <tglx@...utronix.de>,
        Marc Zyngier <maz@...nel.org>,
        Philipp Zabel <p.zabel@...gutronix.de>,
        Russell King - ARM Linux <linux@...linux.org.uk>,
        Linux ARM <linux-arm-kernel@...ts.infradead.org>,
        DTML <devicetree@...r.kernel.org>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
        linux-clk <linux-clk@...r.kernel.org>
Subject: Re: [PATCH v14 0/9] Add Sunplus SP7021 SoC Support

On Fri, May 6, 2022 at 10:34 AM qinjian[覃健] <qinjian@...lus1.com> wrote:
> > On Fri, May 6, 2022 at 5:23 AM Qin Jian <qinjian@...lus1.com> wrote:
> > >
> > > This patch series add Sunplus SP7021 SoC support.
> > >
> > > Sunplus SP7021 is an ARM Cortex A7 (4 cores) based SoC. It integrates many
> > > peripherals (ex: UART, I2C, SPI, SDIO, eMMC, USB, SD card and etc.) into a
> > > single chip. It is designed for industrial control.
> > >
> > > SP7021 consists of two chips (dies) in a package. One is called C-chip
> > > (computing chip). It is a 4-core ARM Cortex A7 CPU. It adopts high-level
> > > process (22 nm) for high performance computing. The other is called P-
> > > chip (peripheral chip). It has many peripherals and an ARM A926 added
> > > especially for real-time control. P-chip is made for customers. It adopts
> > > low-level process (ex: 0.11 um) to reduce cost.
> >
> > Just an update from my side about merging the platform code: the
> > submission looks mostly sensible to me, but as long as the clk and irqchip
> > drivers have not finished the review, I cannot take this through the soc
> > tree. We could consider merging the platform code without those two
> > drivers, but that seems pointless because it will not boot.
> >
>
> The reviewers no reply, I don’t know why.

They may have missed the emails because they were part of a separate
patch series. It may help to post them separately just to the respective
subsystem list and maintainers, with me on Cc.

        Arnd