[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20220516184959.GA3069296-robh@kernel.org>
Date: Mon, 16 May 2022 13:49:59 -0500
From: Rob Herring <robh@...nel.org>
To: Alex Helms <alexander.helms.jy@...esas.com>
Cc: sboyd@...nel.org, linux-clk@...r.kernel.org,
mturquette@...libre.com, linux-kernel@...r.kernel.org,
michal.simek@...inx.com, devicetree@...r.kernel.org,
robh+dt@...nel.org
Subject: Re: [PATCH 1/2] dt-bindings: Renesas versaclock7 device tree bindings
On Tue, 03 May 2022 12:42:00 -0700, Alex Helms wrote:
> Renesas Versaclock7 is a family of configurable clock generator ICs
> with fractional and integer dividers. This driver has basic support
> for the RC21008A device, a clock synthesizer with a crystal input and
> 8 outputs. The supports changing the FOD and IOD rates, and each
> output can be gated.
>
> Signed-off-by: Alex Helms <alexander.helms.jy@...esas.com>
> ---
> .../bindings/clock/renesas,versaclock7.yaml | 64 +++++++++++++++++++
> MAINTAINERS | 5 ++
> 2 files changed, 69 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/clock/renesas,versaclock7.yaml
>
Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists