[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1afa1215-012d-1fad-132c-d2b5db241b3a@huawei.com>
Date: Fri, 20 May 2022 17:16:29 +0100
From: John Garry <john.garry@...wei.com>
To: Nick Forrington <nick.forrington@....com>,
<linux-kernel@...r.kernel.org>, <linux-perf-users@...r.kernel.org>,
<acme@...nel.org>
CC: Will Deacon <will@...nel.org>,
Mathieu Poirier <mathieu.poirier@...aro.org>,
Leo Yan <leo.yan@...aro.org>,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...nel.org>,
"Namhyung Kim" <namhyung@...nel.org>,
Kajol Jain <kjain@...ux.ibm.com>,
Andi Kleen <ak@...ux.intel.com>,
James Clark <james.clark@....com>,
Andrew Kilroy <andrew.kilroy@....com>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 1/1] perf vendors events arm64: Update Cortex A57/A72
On 17/05/2022 14:58, Nick Forrington wrote:
> Categorise and add missing PMU events for Cortex-A57/A72, based on:
> https://github.com/ARM-software/data/blob/master/pmu/cortex-a57.json
> https://github.com/ARM-software/data/blob/master/pmu/cortex-a72.json
>
> These contain the same events, and are based on the Arm Technical
> Reference Manuals for Cortex-A57 and Cortex-A72.
>
> Signed-off-by: Nick Forrington<nick.forrington@....com>
> ---
Thanks
Reviewed-by: John Garry <john.garry@...wei.com>
Powered by blists - more mailing lists