[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fffa1761-9636-f6bc-fff3-54b6a60f5c8d@microchip.com>
Date: Thu, 2 Jun 2022 04:39:08 +0000
From: <Conor.Dooley@...rochip.com>
To: <palmer@...osinc.com>, <gregkh@...uxfoundation.org>,
<arnd@...db.de>, <akpm@...ux-foundation.org>
CC: <sboyd@...nel.org>, <linux-pci@...r.kernel.org>,
<mturquette@...libre.com>, <paul.walmsley@...ive.com>,
<kw@...ux.com>, <linux-clk@...r.kernel.org>,
<aou@...s.berkeley.edu>, <lorenzo.pieralisi@....com>,
<linux-kernel@...r.kernel.org>, <linux-riscv@...ts.infradead.org>,
<Daire.McNamara@...rochip.com>, <Lewis.Hanly@...rochip.com>,
<Cyril.Jean@...rochip.com>, <robh@...nel.org>
Subject: Re: [PATCH v4 1/1] MAINTAINERS: add polarfire rng, pci and clock
drivers
On 02/06/2022 02:55, Palmer Dabbelt wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> On Mon, 23 May 2022 13:00:01 PDT (-0700), Conor.Dooley@...rochip.com wrote:
>> On 23/05/2022 20:52, Palmer Dabbelt wrote:
>>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>>>
>>> On Mon, 23 May 2022 04:42:53 PDT (-0700), Conor.Dooley@...rochip.com wrote:
>>>> On 05/05/2022 11:55, Conor Dooley wrote:
>>>>> Hardware random, PCI and clock drivers for the PolarFire SoC have been
>>>>> upstreamed but are not covered by the MAINTAINERS entry, so add them.
>>>>> Daire is the author of the clock & PCI drivers, so add him as a
>>>>> maintainer in place of Lewis.
>>>>>
>>>>> Signed-off-by: Conor Dooley <conor.dooley@...rochip.com>
>>>>
>>>> Hey Palmer,
>>>> I know youre busy etc but just a reminder :)
>>>
>>> Sorry, I didn't realize this was aimed at the RISC-V tree. I'm fine
>>> taking it, but it seems like these should have gone in along with the
>>> drivers.
>>
>> Yeah, sorry. In hindsight it should've but that ship has sailed. I sent
>> the rng bundled this way b/c I didn't want to end up a conflict.
>> Obv. there's not a rush so I can always split it back out if needs be.
>
> I'm adding a bunch of subsystem maintainers just to check again. I
> don't have any problem with it, just not really a RISC-V thing and don't
> wan to make a mess. I've stashed it over at palmer/pcsoc-maintainers
> for now.
>
> Sorry if I'm being overly pedantic about this one...
I don't mind. Maybe this should go via Andrew next cycle or w/e?
There's obviously no hurry etc
>
>>
>>>
>>> Arnd: maybe this is really an SOC tree sort of thing? No big deal
>>> either way on my end, just let me know.
>>>
>>>> Thanks,
>>>> Conor.
>>>>
>>>>> ---
>>>>> MAINTAINERS | 5 ++++-
>>>>> 1 file changed, 4 insertions(+), 1 deletion(-)
>>>>>
>>>>> diff --git a/MAINTAINERS b/MAINTAINERS
>>>>> index fd768d43e048..d7602658b0a5 100644
>>>>> --- a/MAINTAINERS
>>>>> +++ b/MAINTAINERS
>>>>> @@ -16939,12 +16939,15 @@ N: riscv
>>>>> K: riscv
>>>>>
>>>>> RISC-V/MICROCHIP POLARFIRE SOC SUPPORT
>>>>> -M: Lewis Hanly <lewis.hanly@...rochip.com>
>>>>> M: Conor Dooley <conor.dooley@...rochip.com>
>>>>> +M: Daire McNamara <daire.mcnamara@...rochip.com>
>>>>> L: linux-riscv@...ts.infradead.org
>>>>> S: Supported
>>>>> F: arch/riscv/boot/dts/microchip/
>>>>> +F: drivers/char/hw_random/mpfs-rng.c
>>>>> +F: drivers/clk/microchip/clk-mpfs.c
>>>>> F: drivers/mailbox/mailbox-mpfs.c
>>>>> +F: drivers/pci/controller/pcie-microchip-host.c
>>>>> F: drivers/soc/microchip/
>>>>> F: include/soc/microchip/mpfs.h
>>>>>
>>>>
>>
>
>
> _______________________________________________
> linux-riscv mailing list
> linux-riscv@...ts.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-riscv
Powered by blists - more mailing lists