linux-kernel - Re: [PATCH v16 3/3] dt-bindings: fpga: add binding doc for microchip-spi fpga mgr

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <6f408cef-a013-3e62-22b9-fe14d9f6a799@microchip.com>
Date:   Wed, 8 Jun 2022 09:38:20 +0000
From:   <Conor.Dooley@...rochip.com>
To:     <yilun.xu@...el.com>, <i.bornyakov@...rotek.ru>
CC:     <mdf@...nel.org>, <hao.wu@...el.com>, <trix@...hat.com>,
        <robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
        <linux-fpga@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>, <system@...rotek.ru>,
        <robh@...nel.org>
Subject: Re: [PATCH v16 3/3] dt-bindings: fpga: add binding doc for
 microchip-spi fpga mgr

On 08/06/2022 10:21, Xu Yilun wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> On Tue, Jun 07, 2022 at 02:10:30PM +0300, Ivan Bornyakov wrote:
>> Add Device Tree Binding doc for Microchip Polarfire FPGA Manager using
>> slave SPI to load .dat formatted bitstream image.
>>
>> Signed-off-by: Ivan Bornyakov <i.bornyakov@...rotek.ru>
>> Reviewed-by: Rob Herring <robh@...nel.org>
> 
> Signed-off-by: Xu Yilun <yilun.xu@...el.com>

Not sure what the SoB tags are for?
Ivan can't add them in the correct order when he's sending his patches.
Am I missing something?

Confused,
Conor.
> 
>> ---
>>   .../fpga/microchip,mpf-spi-fpga-mgr.yaml      | 44 +++++++++++++++++++
>>   1 file changed, 44 insertions(+)
>>   create mode 100644 Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml
>>
>> diff --git a/Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml b/Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml
>> new file mode 100644
>> index 000000000000..aee45cb15592
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml
>> @@ -0,0 +1,44 @@
>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/fpga/microchip,mpf-spi-fpga-mgr.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Microchip Polarfire FPGA manager.
>> +
>> +maintainers:
>> +  - Ivan Bornyakov <i.bornyakov@...rotek.ru>
>> +
>> +description:
>> +  Device Tree Bindings for Microchip Polarfire FPGA Manager using slave SPI to
>> +  load the bitstream in .dat format.
>> +
>> +properties:
>> +  compatible:
>> +    enum:
>> +      - microchip,mpf-spi-fpga-mgr
>> +
>> +  reg:
>> +    description: SPI chip select
>> +    maxItems: 1
>> +
>> +  spi-max-frequency: true
>> +
>> +required:
>> +  - compatible
>> +  - reg
>> +
>> +additionalProperties: false
>> +
>> +examples:
>> +  - |
>> +    spi {
>> +            #address-cells = <1>;
>> +            #size-cells = <0>;
>> +
>> +            fpga_mgr@0 {
>> +                    compatible = "microchip,mpf-spi-fpga-mgr";
>> +                    spi-max-frequency = <20000000>;
>> +                    reg = <0>;
>> +            };
>> +    };
>> --
>> 2.35.1
>>