[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <90c2468228499acc88967aa48d9442abb63b5336.camel@mediatek.com>
Date: Thu, 16 Jun 2022 15:55:13 +0800
From: Rex-BC Chen <rex-bc.chen@...iatek.com>
To: Rob Herring <robh@...nel.org>
CC: <chunkuang.hu@...nel.org>, <p.zabel@...gutronix.de>,
<daniel@...ll.ch>, <krzysztof.kozlowski+dt@...aro.org>,
<matthias.bgg@...il.com>, <airlied@...ux.ie>, <msp@...libre.com>,
<granquet@...libre.com>, <jitao.shi@...iatek.com>,
<wenst@...omium.org>, <angelogioacchino.delregno@...labora.com>,
<ck.hu@...iatek.com>, <dri-devel@...ts.freedesktop.org>,
<linux-mediatek@...ts.infradead.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<Project_Global_Chrome_Upstream_Group@...iatek.com>
Subject: Re: [PATCH v11 01/12] dt-bindings: mediatek,dpi: Add DP_INTF
compatible
On Tue, 2022-06-14 at 14:24 -0600, Rob Herring wrote:
> On Mon, Jun 13, 2022 at 02:48:30PM +0800, Bo-Chen Chen wrote:
> > From: Markus Schneider-Pargmann <msp@...libre.com>
> >
> > DP_INTF is similar to DPI but does not have the exact same feature
> > set
> > or register layouts.
> >
> > DP_INTF is the sink of the display pipeline that is connected to
> > the
> > DisplayPort controller and encoder unit. It takes the same clocks
> > as
> > DPI.
> >
> > In this patch, we also do these string replacement:
> > - s/mediatek/MediaTek/ in title.
> > - s/Mediatek/MediaTek/ in description.
> >
> > Signed-off-by: Markus Schneider-Pargmann <msp@...libre.com>
> > Signed-off-by: Guillaume Ranquet <granquet@...libre.com>
> > Signed-off-by: Bo-Chen Chen <rex-bc.chen@...iatek.com>
> > ---
> > .../bindings/display/mediatek/mediatek,dpi.yaml | 13 ++++++++-
> > ----
> > 1 file changed, 8 insertions(+), 5 deletions(-)
> >
> > diff --git
> > a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.y
> > aml
> > b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.y
> > aml
> > index 77ee1b923991..ca1b48e78581 100644
> > ---
> > a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.y
> > aml
> > +++
> > b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.y
> > aml
> > @@ -4,16 +4,16 @@
> > $id:
> > https://urldefense.com/v3/__http://devicetree.org/schemas/display/mediatek/mediatek,dpi.yaml*__;Iw!!CTRNKA9wMg0ARbw!0wzvKisC8j2vSMbYtNhgV1niXflyQgVHmgSPCVo94UQV-GiFqhMtdoowjpgIYMXH8wDn$
> >
> > $schema:
> > https://urldefense.com/v3/__http://devicetree.org/meta-schemas/core.yaml*__;Iw!!CTRNKA9wMg0ARbw!0wzvKisC8j2vSMbYtNhgV1niXflyQgVHmgSPCVo94UQV-GiFqhMtdoowjpgIYEfMUrSk$
> >
> >
> > -title: mediatek DPI Controller Device Tree Bindings
> > +title: MediaTek DPI and DP_INTF Controller
> >
> > maintainers:
> > - CK Hu <ck.hu@...iatek.com>
> > - Jitao shi <jitao.shi@...iatek.com>
> >
> > description: |
> > - The Mediatek DPI function block is a sink of the display
> > subsystem and
> > - provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a
> > parallel
> > - output bus.
> > + The MediaTek DPI and DP_INTF function blocks are a sink of the
> > display
> > + subsystem and provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422
> > pixel data on a
> > + parallel output bus.
> >
> > properties:
> > compatible:
> > @@ -24,6 +24,7 @@ properties:
> > - mediatek,mt8183-dpi
> > - mediatek,mt8186-dpi
> > - mediatek,mt8192-dpi
> > + - mediatek,mt8195-dp_intf
> >
> > reg:
> > maxItems: 1
> > @@ -36,12 +37,14 @@ properties:
> > - description: Pixel Clock
> > - description: Engine Clock
> > - description: DPI PLL
> > + - description: Clock gate for PLL
> >
> > clock-names:
> > items:
> > - const: pixel
> > - const: engine
> > - const: pll
> > + - const: pll_gate
>
> You just added a new required clock for everyone.
>
Hello Rob,
We can remove this clock and using clock framework to enable this pll
gate, so I will remove this in next version.
BRs,
Bo-Chen
> >
> > pinctrl-0: true
> > pinctrl-1: true
> > @@ -55,7 +58,7 @@ properties:
> > $ref: /schemas/graph.yaml#/properties/port
> > description:
> > Output port node. This port should be connected to the input
> > port of an
> > - attached HDMI or LVDS encoder chip.
> > + attached HDMI, LVDS or DisplayPort encoder chip.
> >
> > required:
> > - compatible
> > --
> > 2.18.0
> >
> >
Powered by blists - more mailing lists