[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220629213508.1989600-3-martin.blumenstingl@googlemail.com>
Date: Wed, 29 Jun 2022 23:35:02 +0200
From: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
To: linux-mtd@...ts.infradead.org, devicetree@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, tlanger@...linear.com,
rtanwar@...linear.com, miquel.raynal@...tlin.com, richard@....at,
vigneshr@...com,
Martin Blumenstingl <martin.blumenstingl@...glemail.com>
Subject: [PATCH v2 2/8] dt-bindings: mtd: intel: lgm-nand: Fix maximum chip select value
The Intel LGM NAND IP only supports two chip selects: There's only two
CS and ADDR_SEL register sets. Fix the maximum allowed chip select value
according to the dt-bindings.
Fixes: 2f9cea8eae44f5 ("dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC")
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
---
Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml
index c45dd87fb5fd..af99b8f7c681 100644
--- a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml
+++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml
@@ -51,7 +51,7 @@ patternProperties:
properties:
reg:
minimum: 0
- maximum: 7
+ maximum: 1
nand-ecc-mode: true
--
2.37.0
Powered by blists - more mailing lists