[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <Yr2yi+Zl6m+JD69j@builder.lan>
Date: Thu, 30 Jun 2022 09:26:19 -0500
From: Bjorn Andersson <bjorn.andersson@...aro.org>
To: Rajendra Nayak <quic_rjendra@...cinc.com>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
Andy Gross <agross@...nel.org>,
Georgi Djakov <djakov@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>, linux-arm-msm@...r.kernel.org,
linux-pm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
Rob Herring <robh@...nel.org>
Subject: Re: [PATCH v5 1/4] dt-bindings: interconnect:
qcom,msm8998-cpu-bwmon: add BWMON device
On Wed 29 Jun 06:21 CDT 2022, Rajendra Nayak wrote:
>
> > This BWMON device sits between
> > CPU and Last Level Cache Controller.
>
> []...
>
> > +properties:
> > + compatible:
> > + oneOf:
> > + - items:
> > + - enum:
> > + - qcom,sdm845-cpu-bwmon
>
> should this be qcom,sdm845-llcc-bwmon instead since it actually
> tells us the llcc bw values?
> That way perhaps the other one between llcc and DDR can be
> qcom,sdm845-ddr-bwmon.
>
My understanding is that this bwmon instance measures the data
throughput on the CPU subsystem-ports and that the bwmon5 instance
measures the traffic from the memnoc towards LLCC and DDR.
Which matches the downstream naming of bwmon4 == cpu, bwmon5 == llcc.
Regards,
Bjorn
Powered by blists - more mailing lists