[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <c33e0cc5-54f7-9052-efb6-36a9d7169bd4@microchip.com>
Date: Tue, 5 Jul 2022 08:51:46 +0000
From: <Claudiu.Beznea@...rochip.com>
To: <herve.codina@...tlin.com>, <gregkh@...uxfoundation.org>,
<robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<Nicolas.Ferre@...rochip.com>, <alexandre.belloni@...tlin.com>,
<mturquette@...libre.com>, <sboyd@...nel.org>,
<Horatiu.Vultur@...rochip.com>
CC: <linux-usb@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<thomas.petazzoni@...tlin.com>
Subject: Re: [PATCH v5 1/3] clk: lan966x: Fix the lan966x clock gate register
address
On 04.07.2022 13:28, Herve Codina wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> The register address used for the clock gate register is the base
> register address coming from first reg map (ie. the generic
> clock registers) instead of the second reg map defining the clock
> gate register.
>
> Use the correct clock gate register address.
>
> Fixes: 5ad5915dea00 ("clk: lan966x: Extend lan966x clock driver for clock gating support")
> Signed-off-by: Herve Codina <herve.codina@...tlin.com>
Reviewed-by: Claudiu Beznea <claudiu.beznea@...rochip.com>
> ---
> drivers/clk/clk-lan966x.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/clk-lan966x.c b/drivers/clk/clk-lan966x.c
> index d1535ac13e89..81cb90955d68 100644
> --- a/drivers/clk/clk-lan966x.c
> +++ b/drivers/clk/clk-lan966x.c
> @@ -213,7 +213,7 @@ static int lan966x_gate_clk_register(struct device *dev,
>
> hw_data->hws[i] =
> devm_clk_hw_register_gate(dev, clk_gate_desc[idx].name,
> - "lan966x", 0, base,
> + "lan966x", 0, gate_base,
> clk_gate_desc[idx].bit_idx,
> 0, &clk_gate_lock);
>
> --
> 2.35.3
>
Powered by blists - more mailing lists