[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <388ae57f-ab7a-7872-f0b7-99ae48d5d1c2@linaro.org>
Date: Wed, 6 Jul 2022 10:40:51 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Christian Marangi <ansuelsmth@...il.com>,
Andy Gross <agross@...nel.org>,
Bjorn Andersson <bjorn.andersson@...aro.org>,
Konrad Dybcio <konrad.dybcio@...ainline.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Cc: Jonathan McDowell <noodles@...th.li>
Subject: Re: [PATCH 12/13] ARM: dts: qcom: add speedbin efuse nvmem binding
On 05/07/2022 15:39, Christian Marangi wrote:
> Add speedbin efuse nvmem binding needed for the opp table for the CPU
> freqs.
>
> Signed-off-by: Christian Marangi <ansuelsmth@...il.com>
> Tested-by: Jonathan McDowell <noodles@...th.li>
> ---
> arch/arm/boot/dts/qcom-ipq8064.dtsi | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi
> index 777851bed95a..45e713387deb 100644
> --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
> +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
> @@ -862,6 +862,9 @@ tsens_calib: calib@400 {
> tsens_calib_backup: calib_backup@410 {
> reg = <0x410 0xb>;
> };
> + speedbin_efuse: speedbin@c0 {
Wrong order of nodes. 0xc0 is before 0x410.
Best regards,
Krzysztof
Powered by blists - more mailing lists