[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <Yse8/MjjmShPpltv@matsya>
Date: Fri, 8 Jul 2022 10:43:32 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Liu Ying <victor.liu@....com>
Cc: linux-phy@...ts.infradead.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
kishon@...com, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, shawnguo@...nel.org,
s.hauer@...gutronix.de, kernel@...gutronix.de, festevam@...il.com,
linux-imx@....com, krzysztof.kozlowski@...aro.org
Subject: Re: [PATCH v4 0/3] phy: freescale: Add i.MX8qm Mixel LVDS PHY support
On 06-07-22, 11:48, Liu Ying wrote:
> Hi,
>
> This series aims to add Freescale i.MX8qm LVDS PHY driver and dt-binding
> support.
>
> The PHY IP is from Mixel, Inc.
> The PHY IP supports two LVDS PHYs, thus two LVDS channels.
>
> Each LVDS PHY may work by itself to support a LVDS display device.
>
> When two LVDS PHYs are enabled simultaneously, PHY configurations and reference
> clock rate have to be the same since there is only one set of PHY registers.
> In this case, the two LVDS PHYs are usually used to support a dual LVDS link
> display device, one as master PHY and the other as slave PHY.
Applied, thanks
--
~Vinod
Powered by blists - more mailing lists