lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <BYAPR11MB32564676BFFB21931CDC8C9487829@BYAPR11MB3256.namprd11.prod.outlook.com>
Date:   Fri, 8 Jul 2022 14:32:10 +0000
From:   "Moore, Robert" <robert.moore@...el.com>
To:     Marc Zyngier <maz@...nel.org>, Jianmin Lv <lvjianmin@...ngson.cn>,
        "Rafael J Wysocki" <rafael@...nel.org>
CC:     Thomas Gleixner <tglx@...utronix.de>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Hanjun Guo <guohanjun@...wei.com>,
        "Lorenzo Pieralisi" <lorenzo.pieralisi@....com>,
        Jiaxun Yang <jiaxun.yang@...goat.com>,
        Huacai Chen <chenhuacai@...ngson.cn>
Subject: RE: [PATCH V14 00/15] irqchip: Add LoongArch-related irqchip drivers

We can't take any patches that are unreleased in the ACPI specification (legal reasons). Hopefully this will happen this month.

-----Original Message-----
From: Marc Zyngier <maz@...nel.org> 
Sent: Thursday, July 07, 2022 5:52 AM
To: Jianmin Lv <lvjianmin@...ngson.cn>; Rafael J Wysocki <rafael@...nel.org>; Moore, Robert <robert.moore@...el.com>
Cc: Thomas Gleixner <tglx@...utronix.de>; linux-kernel@...r.kernel.org; Hanjun Guo <guohanjun@...wei.com>; Lorenzo Pieralisi <lorenzo.pieralisi@....com>; Jiaxun Yang <jiaxun.yang@...goat.com>; Huacai Chen <chenhuacai@...ngson.cn>
Subject: Re: [PATCH V14 00/15] irqchip: Add LoongArch-related irqchip drivers

+ Rafael, Robert

On Sun, 03 Jul 2022 09:45:17 +0100,
Jianmin Lv <lvjianmin@...ngson.cn> wrote:
> 
> LoongArch is a new RISC ISA, which is a bit like MIPS or RISC-V.
> LoongArch includes a reduced 32-bit version (LA32R), a standard 32-bit 
> version (LA32S) and a 64-bit version (LA64). LoongArch use ACPI as its 
> boot protocol LoongArch-specific interrupt controllers (similar to 
> APIC) are already added in the ACPI Specification 6.5(which may be 
> published in early June this year and the board is reviewing the draft).

Can the ACPI/ACPICA maintainers eyeball patch #1 in this series[1]? It adds some new, yet unpublished ACPI MADT updates, and I need an Ack on that before considering taking this series.

Patches 2 and 3 could also do with an Ack from the ACPI maintainers (though Hanjun did review an earlier version).

Thanks,
	M.

[1] https://lore.kernel.org/r/1656837932-18257-2-git-send-email-lvjianmin@loongson.cn

--
Without deviation from the norm, progress is not possible.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ