[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <78824cf6-fe30-239a-db66-63d2ee19c1f0@linaro.org>
Date: Tue, 12 Jul 2022 10:08:20 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Conor Dooley <mail@...chuod.ie>,
Emil Renner Berthing <kernel@...il.dk>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Anup Patel <anup@...infault.org>,
Conor Dooley <conor.dooley@...rochip.com>
Cc: devicetree@...r.kernel.org, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v1 1/2] dt-bindings: riscv: document the sifive e24
On 11/07/2022 20:43, Conor Dooley wrote:
> From: Conor Dooley <conor.dooley@...rochip.com>
>
> The SiFive E24 is a 32 bit monitor core present on the JH7100.
>
> Signed-off-by: Conor Dooley <conor.dooley@...rochip.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Best regards,
Krzysztof
Powered by blists - more mailing lists