linux-kernel - [PATCH] iommu/arm-smmu-v3: fixed check process for disable

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Date:   Wed,  3 Aug 2022 08:42:07 +0900
From:   Shuuichirou Ishii <ishii.shuuichir@...itsu.com>
To:     will@...nel.org, robin.murphy@....com, joro@...tes.org,
        thunder.leizhen@...wei.com, jgg@...pe.ca, tglx@...utronix.de,
        chenxiang66@...ilicon.com, christophe.jaillet@...adoo.fr,
        john.garry@...wei.com, baolu.lu@...ux.intel.com,
        linux-arm-kernel@...ts.infradead.org, iommu@...ts.linux.dev,
        linux-kernel@...r.kernel.org
Cc:     ishii.shuuichir@...itsu.com
Subject: [PATCH] iommu/arm-smmu-v3: fixed check process for disable_bypass module parameter

The current process does not enable the bypass setting regardless of
the value of the disable_bypass module parameter when ACPI is enabled,
so the value of the disable_bypass module parameter has been corrected
so that it is handled correctly.

Signed-off-by: Shuuichirou Ishii <ishii.shuuichir@...itsu.com>
---
 drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
index 88817a3376ef..256d7b2a83a7 100644
--- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
+++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
@@ -3396,7 +3396,7 @@ static int arm_smmu_device_reset(struct arm_smmu_device *smmu, bool bypass)
 		enables &= ~(CR0_EVTQEN | CR0_PRIQEN);
 
 	/* Enable the SMMU interface, or ensure bypass */
-	if (!bypass || disable_bypass) {
+	if (!bypass && disable_bypass) {
 		enables |= CR0_SMMUEN;
 	} else {
 		ret = arm_smmu_update_gbpa(smmu, 0, GBPA_ABORT);
-- 
2.27.0