[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <DU0PR04MB9417C2A5495EC2E009A1B3ED886A9@DU0PR04MB9417.eurprd04.prod.outlook.com>
Date: Wed, 17 Aug 2022 07:02:28 +0000
From: Peng Fan <peng.fan@....com>
To: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
Georgi Djakov <djakov@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>,
dl-linux-imx <linux-imx@....com>,
"linux-pm@...r.kernel.org" <linux-pm@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH 2/2] dt-bindings: memory-controllers: fsl,imx8m-ddrc: drop
Leonard Crestez
> Subject: [PATCH 2/2] dt-bindings: memory-controllers: fsl,imx8m-ddrc: drop
> Leonard Crestez
>
> Emails to Leonard Crestez bounce ("550 5.4.1 Recipient address rejected:
> Access denied:), so change maintainer to Peng Fan from NXP.
>
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Thanks. Acked-by: Peng Fan <peng.fan@....com>
Thanks,
Peng.
> ---
> .../devicetree/bindings/memory-controllers/fsl/imx8m-ddrc.yaml | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/Documentation/devicetree/bindings/memory-
> controllers/fsl/imx8m-ddrc.yaml
> b/Documentation/devicetree/bindings/memory-controllers/fsl/imx8m-
> ddrc.yaml
> index fc2e7de10331..519b123116dc 100644
> --- a/Documentation/devicetree/bindings/memory-controllers/fsl/imx8m-
> ddrc.yaml
> +++ b/Documentation/devicetree/bindings/memory-controllers/fsl/imx8m-
> ddrc.yaml
> @@ -7,7 +7,7 @@ $schema:
> https://eur01.safelinks.protection.outlook.com/?url=http%3A%2F%2Fdevice
> tree.org%2Fmeta-
> schemas%2Fcore.yaml%23&data=05%7C01%7Cpeng.fan%40nxp.com%
> 7Cbc4ca1b3eb7f4ea37a6f08da801e15ac%7C686ea1d3bc2b4c6fa92cd99c5c3
> 01635%7C0%7C0%7C637963163958140691%7CUnknown%7CTWFpbGZsb3d
> 8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%
> 3D%7C3000%7C%7C%7C&sdata=aRsRxhGmrmdagEf8lKIZYpYMaW1E87
> 7GWn4j%2BW9e2Gw%3D&reserved=0
> title: i.MX8M DDR Controller
>
> maintainers:
> - - Leonard Crestez <leonard.crestez@....com>
> + - Peng Fan <peng.fan@....com>
>
> description:
> The DDRC block is integrated in i.MX8M for interfacing with DDR based
> --
> 2.34.1
Powered by blists - more mailing lists