linux-kernel - Re: [PATCH RFC char-misc-next 0/5] misc: microchip: pci1xxxx: Add auxiliary bus driver and the GPIO driver for PIO function of pci1xxxx.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Wed, 24 Aug 2022 09:50:27 +0000
From:   <Kumaravel.Thiagarajan@...rochip.com>
To:     <gregkh@...uxfoundation.org>
CC:     <dragan.cvetic@...inx.com>, <linux-gpio@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>, <UNGLinuxDriver@...rochip.com>,
        <arnd@...db.de>, <derek.kiernan@...inx.com>
Subject: Re: [PATCH RFC char-misc-next 0/5] misc: microchip: pci1xxxx: Add
 auxiliary bus driver and the GPIO driver for PIO function of pci1xxxx.

On Tue, 2022-08-23 at 13:22 +0200, Greg KH wrote:
> 
> On Thu, Aug 04, 2022 at 10:02:14PM +0530, Kumaravel Thiagarajan wrote:
> > pci1xxxx is a PCIe switch with a multi-function endpoint on one of its
> > downstream ports. PIO function is one of the functions in the
> > multi-function endpoint. PIO function combines a GPIO controller and also
> > an interface to program pci1xxxx'x OTP & EEPROM. This patch adds an
> > auxiliary bus driver that enumerates separate child devices for gpio and
> > OTP/EEPROM interface and the gpio controller driver for the first child.
> > 
> > Kumaravel Thiagarajan (5):
> >   misc: microchip: pci1xxxx: load auxiliary bus driver for the PIO
> >     function in the multi-function endpoint of pci1xxxx device.
> >   misc: microchip: pci1xxxx: load gpio driver for the gpio controller
> >     auxiliary device enumerated by the auxiliary bus driver.
> >   misc: microchip: pci1xxxx: Add functions to configure gpio pins as
> >     input / output, get status, handle I/O for gpio pins.
> >   misc: microchip: pci1xxxx: Add gpio irq handler and irq helper
> >     functions irq_ack, irq_mask, irq_unmask and irq_set_type of
> >     irq_chip.
> >   misc: microchip: pci1xxxx: Add power management functions - suspend &
> >     resume handlers.
> > 
> >  MAINTAINERS                                   |   9 +
> >  drivers/misc/Kconfig                          |   1 +
> >  drivers/misc/Makefile                         |   3 +-
> >  drivers/misc/mchp_pci1xxxx/Kconfig            |  10 +
> >  drivers/misc/mchp_pci1xxxx/Makefile           |   1 +
> >  drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c | 167 +++++++
> >  drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.h |  28 ++
> >  .../misc/mchp_pci1xxxx/mchp_pci1xxxx_gpio.c   | 438 ++++++++++++++++++
> >  8 files changed, 656 insertions(+), 1 deletion(-)
> >  create mode 100644 drivers/misc/mchp_pci1xxxx/Kconfig
> >  create mode 100644 drivers/misc/mchp_pci1xxxx/Makefile
> >  create mode 100644 drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c
> >  create mode 100644 drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.h
> >  create mode 100644 drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gpio.c
> > 
> > --
> > 2.25.1
> > 
> 
> This patch is marked as "RFC" but I don't see any questions that you
> have here.  Please resolve anything you think needs to be handled and
> submit a "this series is ok to be merged" version.

Ok. I will do this.

Thank You.

Regards,
Kumar