[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <Yxo130Bh3Y2ZUl95@kernel.org>
Date: Thu, 8 Sep 2022 15:35:11 -0300
From: Arnaldo Carvalho de Melo <acme@...nel.org>
To: John Garry <john.garry@...wei.com>
Cc: Nick Forrington <nick.forrington@....com>,
linux-kernel@...r.kernel.org, linux-perf-users@...r.kernel.org,
Will Deacon <will@...nel.org>,
James Clark <james.clark@....com>,
Mike Leach <mike.leach@...aro.org>,
Leo Yan <leo.yan@...aro.org>,
Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...nel.org>,
Namhyung Kim <namhyung@...nel.org>,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v2] perf vendor events: Update events for Neoverse E1
Em Thu, Sep 08, 2022 at 09:34:00AM +0100, John Garry escreveu:
> On 07/09/2022 16:49, Nick Forrington wrote:
> > These CPUs contain the same PMU events (as per the Arm Technical
> > Reference manuals for Cortex A65 and Neoverse E1)
> >
> > This de-duplicates event data, and avoids issues in previous E1 event
> > data (not present in A65 data)
> > * Missing implementation defined events
> > * Inclusion of events that are not implemented:
> > - L1D_CACHE_ALLOCATE
> > - SAMPLE_POP
> > - SAMPLE_FEED
> > - SAMPLE_FILTRATE
> > - SAMPLE_COLLISION
> >
> > Signed-off-by: Nick Forrington <nick.forrington@....com>
>
> Reviewed-by: John Garry <john.garry@...wei.com>
Thanks, applied.
- Arnaldo
Powered by blists - more mailing lists