[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <109a49da-6c7f-70e8-6da7-647bd03795db@microchip.com>
Date: Thu, 8 Sep 2022 21:32:31 +0000
From: <Conor.Dooley@...rochip.com>
To: <robh@...nel.org>, <zong.li@...ive.com>
CC: <linux-riscv@...ts.infradead.org>, <palmer@...belt.com>,
<krzysztof.kozlowski+dt@...aro.org>, <greentime.hu@...ive.com>,
<robh+dt@...nel.org>, <linux-edac@...r.kernel.org>,
<paul.walmsley@...ive.com>, <ben.dooks@...ive.com>,
<linux-kernel@...r.kernel.org>, <aou@...s.berkeley.edu>,
<bp@...en8.de>, <devicetree@...r.kernel.org>
Subject: Re: [PATCH v2 1/6] dt-bindings: sifive-ccache: change Sifive L2 cache
to Composable cache
On 08/09/2022 22:21, Rob Herring wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> On Mon, 05 Sep 2022 08:31:20 +0000, Zong Li wrote:
>> Since composable cache may be L3 cache if private L2 cache exists, we
>> should use its original name Composable cache to prevent confusion.
>>
>> Signed-off-by: Zong Li <zong.li@...ive.com>
>> Suggested-by: Conor Dooley <conor.dooley@...rochip.com>
>> Suggested-by: Ben Dooks <ben.dooks@...ive.com>
>> ---
>> ...five-l2-cache.yaml => sifive,ccache0.yaml} | 28 +++++++++++++++----
>> 1 file changed, 23 insertions(+), 5 deletions(-)
>> rename Documentation/devicetree/bindings/riscv/{sifive-l2-cache.yaml => sifive,ccache0.yaml} (83%)
>>
>
> Reviewed-by: Rob Herring <robh@...nel.org>
FWIW this was respun today:
https://lore.kernel.org/linux-riscv/20220908144424.4232-1-zong.li@sifive.com/
Content of this patch should be no different.
Powered by blists - more mailing lists