lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20221001003301.E6E14C433D6@smtp.kernel.org>
Date:   Fri, 30 Sep 2022 17:32:59 -0700
From:   Stephen Boyd <sboyd@...nel.org>
To:     Alex Helms <alexander.helms.jy@...esas.com>,
        devicetree@...r.kernel.org, linux-clk@...r.kernel.org,
        linux-kernel@...r.kernel.org
Cc:     robh+dt@...nel.org, mturquette@...libre.com,
        alexander.helms.jy@...esas.com, michal.simek@...inx.com,
        saeed.nowshadi@....com, Rob Herring <robh@...nel.org>
Subject: Re: [PATCH 1/2] dt-bindings: Renesas versaclock7 device tree bindings

Quoting Alex Helms (2022-09-12 11:36:12)
> Renesas Versaclock7 is a family of configurable clock generator ICs
> with fractional and integer dividers. This driver has basic support
> for the RC21008A device, a clock synthesizer with a crystal input and
> 8 outputs. The supports changing the FOD and IOD rates, and each
> output can be gated.
> 
> Signed-off-by: Alex Helms <alexander.helms.jy@...esas.com>
> Reviewed-by: Rob Herring <robh@...nel.org>
> ---

Applied to clk-next

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ