[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20221021084708.1109986-1-bchihi@baylibre.com>
Date: Fri, 21 Oct 2022 10:47:06 +0200
From: bchihi@...libre.com
To: sean.wang@...nel.org, linus.walleij@...aro.org,
matthias.bgg@...il.com
Cc: linux-mediatek@...ts.infradead.org, linux-gpio@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org
Subject: [v2, 0/2] Fix broken SET/CLR mode of a certain number of pins for MediaTek MT8385 SoC
From: Balsam CHIHI <bchihi@...libre.com>
On MT8365, the SET/CLR of the mode is broken and some pins won't set or clear the modes correctly.
To fix this issue, we add a specific callback mt8365_set_clr_mode() for this specific SoC.
This callback uses the main R/W register to read/update/write the modes instead of using the SET/CLR register.
This is the original patch series proposed by Fabien Parent <fparent@...libre.com>.
"https://lore.kernel.org/linux-arm-kernel/20220530123425.689459-1-fparent@baylibre.com/"
Changelog:
Changes in v2 :
- Rebase on top of 6.1.0-rc1-next-20221020
- Delete MTK_PINCTRL_MODE_SET_CLR_BROKEN quirk
- Add mt8365_set_clr_mode() callback
Changes in v1 :
- "https://lore.kernel.org/linux-arm-kernel/20220530123425.689459-1-fparent@baylibre.com/"
Balsam CHIHI (2):
pinctrl: mediatek: common: add mt8365_set_clr_mode() callback for
broken SET/CLR modes
pinctrl: mediatek: mt8365: use mt8365_set_clr_mode() callback
drivers/pinctrl/mediatek/pinctrl-mt8365.c | 18 ++++++++++++++++++
drivers/pinctrl/mediatek/pinctrl-mtk-common.c | 15 +++++++++++++++
drivers/pinctrl/mediatek/pinctrl-mtk-common.h | 8 +++++++-
3 files changed, 40 insertions(+), 1 deletion(-)
--
2.34.1
Powered by blists - more mailing lists