[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ad56eb5a-a999-52b4-4c5d-4ff4b124b0a0@redhat.com>
Date: Thu, 3 Nov 2022 14:26:28 +0100
From: Paolo Bonzini <pbonzini@...hat.com>
To: "H. Peter Anvin" <hpa@...or.com>,
"Elliott, Robert (Servers)" <elliott@....com>,
Borislav Petkov <bp@...en8.de>,
Maxim Levitsky <mlevitsk@...hat.com>
Cc: "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"kvm@...r.kernel.org" <kvm@...r.kernel.org>,
Pawan Gupta <pawan.kumar.gupta@...ux.intel.com>,
Ingo Molnar <mingo@...hat.com>,
Josh Poimboeuf <jpoimboe@...nel.org>,
Namhyung Kim <namhyung@...nel.org>,
Tony Luck <tony.luck@...el.com>,
Arnaldo Carvalho de Melo <acme@...nel.org>,
Thomas Gleixner <tglx@...utronix.de>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Tim Chen <tim.c.chen@...ux.intel.com>,
"David S. Miller" <davem@...emloft.net>,
Dave Hansen <dave.hansen@...ux.intel.com>,
"Chang S. Bae" <chang.seok.bae@...el.com>,
Jane Malalane <jane.malalane@...rix.com>,
Kees Cook <keescook@...omium.org>,
Kan Liang <kan.liang@...ux.intel.com>,
Peter Zijlstra <peterz@...radead.org>,
"maintainer:X86 ARCHITECTURE (32-BIT AND 64-BIT)" <x86@...nel.org>,
Herbert Xu <herbert@...dor.apana.org.au>,
Jiri Olsa <jolsa@...nel.org>,
Mark Rutland <mark.rutland@....com>,
"linux-perf-users@...r.kernel.org" <linux-perf-users@...r.kernel.org>,
"open list:CRYPTO API" <linux-crypto@...r.kernel.org>
Subject: Re: [PATCH v2 1/5] perf/x86/intel/lbr: use setup_clear_cpu_cap
instead of clear_cpu_cap
On 11/2/22 17:23, H. Peter Anvin wrote:
> We have a dependency system for CPUID features. If you are going to
> do this (as opposed to "fixing" this in Qemu or just saying "don't do
> that, it isn't a valid hardware configuration."
I didn't check Robert's full list, but at least in the case of
aesni-intel_glue this is not about AVX2-depends-on-AVX or
AVX-depends-on-XSAVE (and it is not about QEMU at all). It's just that
checking AVX or AVX2 only tells you about presence and is not enough to
say whether the instructions are _usable_. Likewise for AVX512.
What would the dependency be?
Paolo
>
>
> 1. Currently checking XSAVE YMM:
> aria_aesni_avx_glue
> blake2s-glue
> camellia_aesni_avx2_glue camellia_aesni_avx_glue
> cast5_avx_glue cast6_avx_glue
> chacha_glue
> poly1305_glue
> serpent_avx2_glue serpent_avx_glue
> sha1_ssse3_glue sha256_ssse3_glue sha512_ssse3_glue
> sm3_avx_glue
> sm4_aesni_avx2_glue sm4_aesni_avx_glue
> twofish_avx_glue
>
> Currently not checking XSAVE YMM:
> aesni-intel_glue
> curve25519-x86_64
> nhpoly1305-avx2-glue
> polyval-clmulni_glue
>
> 2. Similarly, modules using X86_FEATURE_AVX512F, X86_FEATURE_AVXX512VL
> and/or X86_FEATURE_AVX512BW probably need to check XFEATURE_MASK_AVX512:
>
> Currently checking XSAVE AVX512:
> blake2s-glue
> poly1305_glue
>
> Currently not checking XSAVE AVX512:
> chacha_glue
>
> 3. Similarly, modules using X86_FEATURE_XMM2 probably need to
> check XFEATURE_MASK_SSE:
>
> Currently checking XSAVE SSE:
> aegis128-aesni-glue
>
> Current not checking XSAVE SSE:
> nhpoly1305-sse2_glue
> serpent_sse2_glue
>
Powered by blists - more mailing lists