lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.21.2211152336240.54611@angie.orcam.me.uk>
Date:   Wed, 16 Nov 2022 21:35:46 +0000 (GMT)
From:   "Maciej W. Rozycki" <macro@...am.me.uk>
To:     Sudip Mukherjee <sudipm.mukherjee@...il.com>
cc:     linux-kernel@...r.kernel.org
Subject: [PATCH 0/6] parport_pc: Fixes for Oxford Semiconductor PCI/e parallel
 ports

Hi,

 After several iterations I have now finally made my PCIe parallel port 
option card based on the Oxford Semiconductor OXPCIe952 ASIC work with my 
RISC-V system.

 This has turned out a generic incompatibility issue between our driver 
and somewhat quirky OxSemi hardware giving the same symptoms with an x86 
system as well, where the driver tries to use the Parallel Port FIFO mode, 
which is indeed documented by the relevant datasheets as not supported by 
OxSemi hardware.

 Additionally the hardware requires a specific bit pattern to be written 
into low 5 bits of ECR while poking at the mode in the high 3 bits, and 
while the OXPCIe952 implementation does not appear sensitive to it older 
ones seem to and may lock up according to our own history.

 This small patch series addresses these problems in 6 incremental steps.  
See individual change descriptions for further details.  I have verified 
these changes with and w/o PARPORT_PC_FIFO and PARPORT_1284 options set. 
Please apply.

  Maciej

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ