lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <Y4CO+U9ETwfpkeic@gondor.apana.org.au> Date: Fri, 25 Nov 2022 17:46:33 +0800 From: Herbert Xu <herbert@...dor.apana.org.au> To: Weili Qian <qianweili@...wei.com> Cc: linux-kernel@...r.kernel.org, linux-crypto@...r.kernel.org, wangzhou1@...ilicon.com, liulongfang@...wei.com Subject: Re: [PATCH] crypto: hisilicon/qm - fix 'QM_XEQ_DEPTH_CAP' mask value On Sat, Nov 19, 2022 at 05:48:43PM +0800, Weili Qian wrote: > 'QM_XEQ_DEPTH_CAP' mask value is GENMASK(31, 0) instead of GENMASK(15, 0). > If the mask value is incorrect, will cause abnormal events cannot be > handled. So fix it. > > Fixes: 129a9f340172 ("crypto: hisilicon/qm - get qp num and depth from hardware registers") > Signed-off-by: Weili Qian <qianweili@...wei.com> > --- > drivers/crypto/hisilicon/qm.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) Patch applied. Thanks. -- Email: Herbert Xu <herbert@...dor.apana.org.au> Home Page: http://gondor.apana.org.au/~herbert/ PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt
Powered by blists - more mailing lists