lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAJF2gTRbBcTOxMa2+WA2tkKYjxQ7iqNa+_xK_SNdjdN6Fu4V-g@mail.gmail.com> Date: Sat, 26 Nov 2022 08:23:48 +0800 From: Guo Ren <guoren@...nel.org> To: Samuel Holland <samuel@...lland.org> Cc: Chen-Yu Tsai <wens@...e.org>, Jernej Skrabec <jernej.skrabec@...il.com>, linux-sunxi@...ts.linux.dev, Palmer Dabbelt <palmer@...belt.com>, Conor Dooley <conor@...nel.org>, linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Rob Herring <robh+dt@...nel.org>, Heiko Stuebner <heiko@...ech.de>, Jisheng Zhang <jszhang@...nel.org>, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, Andre Przywara <andre.przywara@....com>, Albert Ou <aou@...s.berkeley.edu>, Anup Patel <apatel@...tanamicro.com>, Atish Patra <atishp@...osinc.com>, Christian Hewitt <christianshewitt@...il.com>, Conor Dooley <conor.dooley@...rochip.com>, Heinrich Schuchardt <heinrich.schuchardt@...onical.com>, Linus Walleij <linus.walleij@...aro.org>, Paul Walmsley <paul.walmsley@...ive.com>, Stanislav Jakubek <stano.jakubek@...il.com> Subject: Re: [PATCH v2 11/12] riscv: Add the Allwinner SoC family Kconfig option Reviewed-by: Guo Ren <guoren@...nel.org> On Sat, Nov 26, 2022 at 7:47 AM Samuel Holland <samuel@...lland.org> wrote: > > Allwinner manufactures the sunxi family of application processors. This > includes the "sun8i" series of ARMv7 SoCs, the "sun50i" series of ARMv8 > SoCs, and now the "sun20i" series of 64-bit RISC-V SoCs. > > The first SoC in the sun20i series is D1, containing a single T-HEAD > C906 core. D1s is a low-pin-count variant of D1 with co-packaged DRAM. > > Most peripherals are shared across the entire chip family. In fact, the > ARMv7 T113 SoC is pin-compatible and almost entirely register-compatible > with the D1s. > > This means many existing device drivers can be reused. To facilitate > this reuse, name the symbol ARCH_SUNXI, since that is what the existing > drivers have as their dependency. > > Reviewed-by: Heiko Stuebner <heiko@...ech.de> > Tested-by: Heiko Stuebner <heiko@...ech.de> > Signed-off-by: Samuel Holland <samuel@...lland.org> > --- > > Changes in v2: > - Sort Kconfig as if we had done s/SOC_/ARCH_/ for future-proofing > > arch/riscv/Kconfig.socs | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs > index 69774bb362d6..4c1dc2ca11f9 100644 > --- a/arch/riscv/Kconfig.socs > +++ b/arch/riscv/Kconfig.socs > @@ -26,6 +26,15 @@ config SOC_STARFIVE > help > This enables support for StarFive SoC platform hardware. > > +config ARCH_SUNXI > + bool "Allwinner sun20i SoCs" > + select ERRATA_THEAD if MMU && !XIP_KERNEL > + select SIFIVE_PLIC > + select SUN4I_TIMER > + help > + This enables support for Allwinner sun20i platform hardware, > + including boards based on the D1 and D1s SoCs. > + > config SOC_VIRT > bool "QEMU Virt Machine" > select CLINT_TIMER if RISCV_M_MODE > -- > 2.37.4 > -- Best Regards Guo Ren
Powered by blists - more mailing lists