[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <c0e6f74c-7255-fdae-66d7-ca38037136e7@sholland.org>
Date: Thu, 26 Jan 2023 00:23:48 -0600
From: Samuel Holland <samuel@...lland.org>
To: Jernej Škrabec <jernej.skrabec@...il.com>,
Chen-Yu Tsai <wens@...e.org>
Cc: Philipp Zabel <p.zabel@...gutronix.de>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-sunxi@...ts.linux.dev,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Rob Herring <robh+dt@...nel.org>
Subject: Re: [PATCH 0/2] Allwinner power domain support
Hi Jernej,
On 1/5/23 10:34, Jernej Škrabec wrote:
> Dne sobota, 31. december 2022 ob 17:04:00 CET je Samuel Holland napisal(a):
>> This series adds support for the power controller found in D1 and other
>> recent Allwinner SoCs. There is no first-party documentation, but there
>> are a couple of vendor drivers for different hardware revisions[1][2],
>> and the register definitions were easy to verify empirically.
>>
>> I have tested this driver on D1 with the video engine. There is no DT
>> update patch here to avoid dependencies between series. The example in
>> the binding is what will go in the D1 DT.
>
> So such driver is needed for H616 for GPU? Or is power domain handling
> different there?
H616 does not appear to have a PPU. The PRCM gates otherwise match A100,
but there are no settable gate/reset bits at 0x17c, and the registers at
0x7001000 read as zero, even after being written. I believe H616 uses
only GPU_PWROFF_GATING_REG in the PRCM.
Regards,
Samuel
Powered by blists - more mailing lists