lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y9n9NyV4x7G2cS/J@black.fi.intel.com>
Date:   Wed, 1 Feb 2023 07:48:39 +0200
From:   Mika Westerberg <mika.westerberg@...ux.intel.com>
To:     Mauro Lima <mauro.lima@...ypsium.com>
Cc:     broonie@...nel.org, linux-spi@...r.kernel.org,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/2] spi: intel: Fix device private data and PR_NUM for
 BXT

Hi Mauro,

Please call it "Broxton".

On Wed, Feb 01, 2023 at 02:04:54AM -0300, Mauro Lima wrote:
> Some private data fields have to change from bxt_info to cnl_info.
> Here is the list of Device IDs with the respective documentation taken for
> validation:
>     0xa0a4 - Intel® 500 Series Chipset Family On-Package Platform Controller Hub
>     0x02a4 - Intel® 400 Series Chipset Family On-Package PCH
>     0x06a4 - Intel® 400 Series Chipset Family Platform Controller Hub
>     0x34a4 - Intel® 495 Chipset Family On-Package
>     0xa3a4 - Intel® B460 and H410 Chipset
> 
> According to documentation BXT has five PR registers.

Here too, "Broxton".

> Signed-off-by: Mauro Lima <mauro.lima@...ypsium.com>

Acked-by: Mika Westerberg <mika.westerberg@...ux.intel.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ