| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 15 Feb 2023 15:00:20 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Conor Dooley <conor@...nel.org>
Cc: linux-riscv@...ts.infradead.org, palmer@...belt.com,
conor.dooley@...rochip.com, leyfoon.tan@...rfivetech.com,
sudeep.holla@....com, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, corbet@....net,
alexs@...nel.org, siyanteng@...ngson.cn, lpieralisi@...nel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-doc@...r.kernel.org
Subject: Re: [PATCH v1 0/2] dt-bindings: Add a cpu-capacity property for RISC-V
Hello:
This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:
On Wed, 4 Jan 2023 18:05:12 +0000 you wrote:
> From: Conor Dooley <conor.dooley@...rochip.com>
>
> Hey,
>
> Ever since RISC-V starting using generic arch topology code, the code
> paths for cpu-capacity have been there but there's no binding defined to
> actually convey the information. Defining the same property as used on
> arm seems to be the only logical thing to do, so do it.
>
> [...]
Here is the summary with links:
- [v1,1/2] dt-bindings: arm: move cpu-capacity to a shared loation
https://git.kernel.org/riscv/c/7d2078310cbf
- [v1,2/2] dt-bindings: riscv: add a capacity-dmips-mhz cpu property
https://git.kernel.org/riscv/c/991994509ee9
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
Powered by blists - more mailing lists