linux-kernel - Re: [PATCH] phy: cadence: Sierra: Add PCIe + SGMII PHY multilink configuration

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <c7bdaf8f-d377-9fdc-c11a-747c65775b3c@kernel.org>
Date:   Mon, 20 Feb 2023 18:20:29 +0200
From:   Roger Quadros <rogerq@...nel.org>
To:     Swapnil Jakhade <sjakhade@...ence.com>, vkoul@...nel.org,
        kishon@...nel.org, linux-phy@...ts.infradead.org,
        linux-kernel@...r.kernel.org
Cc:     mparab@...ence.com
Subject: Re: [PATCH] phy: cadence: Sierra: Add PCIe + SGMII PHY multilink
 configuration



On 20/02/2023 16:12, Swapnil Jakhade wrote:
> Add register sequences for PCIe + SGMII PHY multilink configuration.
> This has been validated on TI J7 platforms.
> 
> Signed-off-by: Swapnil Jakhade <sjakhade@...ence.com>

Reviewed-by: Roger Quadros <rogerq@...nel.org>