linux-kernel - Re: [PATCH 3/6] ARM: dts: qcom: sdx65: Add support for PCIe PHY

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <302654ee-3ecb-2274-af1a-9b58f7d0f49d@linaro.org>
Date:   Mon, 6 Mar 2023 10:41:12 +0200
From:   Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
To:     Rohit Agarwal <quic_rohiagar@...cinc.com>, agross@...nel.org,
        andersson@...nel.org, konrad.dybcio@...aro.org, lee@...nel.org,
        robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
        mani@...nel.org, lpieralisi@...nel.org, kw@...ux.com,
        bhelgaas@...gle.com, manivannan.sadhasivam@...aro.org
Cc:     linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-pci@...r.kernel.org
Subject: Re: [PATCH 3/6] ARM: dts: qcom: sdx65: Add support for PCIe PHY

On 06/03/2023 07:24, Rohit Agarwal wrote:
> Add devicetree support for PCIe PHY used in SDX65 platform. This PHY is
> used by the PCIe EP controller.
> 
> Signed-off-by: Rohit Agarwal <quic_rohiagar@...cinc.com>
> ---
>   arch/arm/boot/dts/qcom-sdx65.dtsi | 32 ++++++++++++++++++++++++++++++++
>   1 file changed, 32 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
> index b073e0c..246290d 100644
> --- a/arch/arm/boot/dts/qcom-sdx65.dtsi
> +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
> @@ -292,6 +292,38 @@
>   			status = "disabled";
>   		};
>   
> +		pcie0_phy: phy@...7000 {
> +			compatible = "qcom,sdx65-qmp-pcie-phy";
> +			reg = <0x01c07000 0x1e4>;
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges;
> +			clocks = <&gcc GCC_PCIE_AUX_PHY_CLK_SRC>,
> +				 <&gcc GCC_PCIE_CFG_AHB_CLK>,
> +				 <&gcc GCC_PCIE_0_CLKREF_EN>,
> +				 <&gcc GCC_PCIE_RCHNG_PHY_CLK>;
> +			clock-names = "aux", "cfg_ahb", "ref", "refgen";
> +
> +			resets = <&gcc GCC_PCIE_PHY_BCR>;
> +			reset-names = "phy";
> +			assigned-clocks = <&gcc GCC_PCIE_RCHNG_PHY_CLK>;
> +			assigned-clock-rates = <100000000>;
> +			status = "disabled";
> +
> +			pcie0_lane: lanes@...6000 {

Please use new style bindings found in qcom,sc8280xp-qmp-pcie-phy.yaml

> +				reg = <0x01c06000 0xf0>, /* tx0 */
> +				      <0x01c06200 0x2f0>, /* rx0 */
> +				      <0x01c07200 0x1e8>, /* pcs */
> +				      <0x01c06800 0xf0>, /* tx1 */
> +				      <0x01c06a00 0x2f0>, /* rx1 */
> +				      <0x01c07400 0xc00>; /* pcs_misc */
> +				clocks = <&gcc GCC_PCIE_PIPE_CLK>;
> +				clock-names = "pipe0";
> +				#phy-cells = <0>;
> +				clock-output-names = "pcie_pipe_clk";
> +			};
> +		};
> +
>   		tcsr_mutex: hwlock@...0000 {
>   			compatible = "qcom,tcsr-mutex";
>   			reg = <0x01f40000 0x40000>;

-- 
With best wishes
Dmitry