[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <mhng-6efe8a4c-7234-4324-8861-b4f1ff028ec2@palmer-ri-x1c9a>
Date: Tue, 07 Mar 2023 12:59:34 -0800 (PST)
From: Palmer Dabbelt <palmer@...belt.com>
To: andre.przywara@....com
CC: samuel@...lland.org, jernej.skrabec@...il.com, wens@...e.org,
robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
uwu@...nowy.me, szemzo.andras@...il.com, fabien.poussin@...il.com,
Paul Walmsley <paul.walmsley@...ive.com>,
aou@...s.berkeley.edu, linux-arm-kernel@...ts.infradead.org,
devicetree@...r.kernel.org, linux-sunxi@...ts.linux.dev,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
frowand.list@...il.com
Subject: Re: [PATCH 1/4] dts: add riscv include prefix link
On Thu, 05 Jan 2023 17:01:52 PST (-0800), andre.przywara@....com wrote:
> The Allwinner D1/D1s SoCs (with a RISC-V core) use an (almost?) identical
> die as their R528/T113-s siblings with ARM Cortex-A7 cores.
>
> To allow sharing the basic SoC .dtsi files across those two
> architectures as well, introduce a symlink to the RISC-V DT directory.
>
> Signed-off-by: Andre Przywara <andre.przywara@....com>
> ---
> scripts/dtc/include-prefixes/riscv | 1 +
> 1 file changed, 1 insertion(+)
> create mode 120000 scripts/dtc/include-prefixes/riscv
>
> diff --git a/scripts/dtc/include-prefixes/riscv b/scripts/dtc/include-prefixes/riscv
> new file mode 120000
> index 0000000000000..2025094189380
> --- /dev/null
> +++ b/scripts/dtc/include-prefixes/riscv
> @@ -0,0 +1 @@
> +../../../arch/riscv/boot/dts
> \ No newline at end of file
Acked-by: Palmer Dabbelt <palmer@...osinc.com>
Powered by blists - more mailing lists