linux-kernel - RE: [EXTERNAL] Re: [PATCH v2 1/4] dt-bindings: mfd: Add TI TPS6594 PMIC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <edbd9ccae2fb4d18b50d99123246cb03@ti.com>
Date:   Tue, 21 Mar 2023 16:37:59 +0000
From:   "Sterzik, Chris" <sterzik@...com>
To:     Rob Herring <robh@...nel.org>, Julien Panis <jpanis@...libre.com>
CC:     "lee@...nel.org" <lee@...nel.org>,
        "krzysztof.kozlowski+dt@...aro.org" 
        <krzysztof.kozlowski+dt@...aro.org>,
        "corbet@....net" <corbet@....net>, "arnd@...db.de" <arnd@...db.de>,
        "gregkh@...uxfoundation.org" <gregkh@...uxfoundation.org>,
        "derek.kiernan@...inx.com" <derek.kiernan@...inx.com>,
        "dragan.cvetic@...inx.com" <dragan.cvetic@...inx.com>,
        "eric.auger@...hat.com" <eric.auger@...hat.com>,
        "jgg@...pe.ca" <jgg@...pe.ca>,
        "razor@...ckwall.org" <razor@...ckwall.org>,
        "stephen@...workplumber.org" <stephen@...workplumber.org>,
        "davem@...emloft.net" <davem@...emloft.net>,
        "christian.koenig@....com" <christian.koenig@....com>,
        "contact@...rsion.fr" <contact@...rsion.fr>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-doc@...r.kernel.org" <linux-doc@...r.kernel.org>,
        "Kumar, Udit" <u-kumar1@...com>,
        "eblanc@...libre.com" <eblanc@...libre.com>,
        "jneanne@...libre.com" <jneanne@...libre.com>
Subject: RE: [EXTERNAL] Re: [PATCH v2 1/4] dt-bindings: mfd: Add TI TPS6594
 PMIC

>> +      A multi-PMIC synchronization scheme is implemented in the PMIC device
>> +      to synchronize the power state changes with other PMIC devices. This is
>> +      accomplished through a SPMI bus: the primary PMIC is the controller
>> +      device on the SPMI bus, and the secondary PMICs are the target devices
>> +      on the SPMI bus.
>
>Is this a TI specific feature?
>
This implementation of SPMI bus is a TI specific feature and is only supported between devices which have this specific implementation.