lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAPDyKFqvEOSOYwTTTfMv2jboASgjiw0pX1+yG6Z2TAqSAimQuQ@mail.gmail.com>
Date:   Thu, 23 Mar 2023 13:13:22 +0100
From:   Ulf Hansson <ulf.hansson@...aro.org>
To:     rashmi.a@...el.com
Cc:     michal.simek@...inx.com, p.zabel@...gutronix.de,
        linux-mmc@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        vkoul@...nel.org, kishon@...nel.org, yuancan@...wei.com,
        andriy.shevchenko@...ux.intel.com, linux-phy@...ts.infradead.org,
        mgross@...ux.intel.com, kris.pan@...ux.intel.com,
        adrian.hunter@...el.com, mahesh.r.vaidya@...el.com,
        nandhini.srikandan@...el.com, vasavi.v.itha@...el.com,
        kenchappa.demakkanavar@...el.com, furong.zhou@...el.com,
        mallikarjunappa.sangannavar@...el.com
Subject: Re: [PATCH v2 2/4] dt-bindings: mmc: Remove bindings for Intel
 Thunder Bay SoC"

On Thu, 16 Mar 2023 at 13:06, <rashmi.a@...el.com> wrote:
>
> From: "A, Rashmi" <rashmi.a@...el.com>
>
> Remove Thunder Bay specific code as the product got cancelled
> and there are no end customers or users.
>
> Signed-off-by: A, Rashmi <rashmi.a@...el.com>
> Reviewed-by: Hunter, Adrian <adrian.hunter@...el.com>

Applied for next, thanks!

Kind regards
Uffe


> ---
>  .../devicetree/bindings/mmc/arasan,sdhci.yaml | 25 -------------------
>  1 file changed, 25 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.yaml b/Documentation/devicetree/bindings/mmc/arasan,sdhci.yaml
> index 8296c34cfa00..e8e8b48dc5e5 100644
> --- a/Documentation/devicetree/bindings/mmc/arasan,sdhci.yaml
> +++ b/Documentation/devicetree/bindings/mmc/arasan,sdhci.yaml
> @@ -88,12 +88,6 @@ properties:
>          description:
>            For this device it is strongly suggested to include
>            arasan,soc-ctl-syscon.
> -      - items:
> -          - const: intel,thunderbay-sdhci-5.1   # Intel Thunder Bay eMMC PHY
> -          - const: arasan,sdhci-5.1
> -        description:
> -          For this device it is strongly suggested to include
> -          clock-output-names and '#clock-cells'.
>
>    reg:
>      maxItems: 1
> @@ -309,22 +303,3 @@ examples:
>                     <&scmi_clk KEEM_BAY_PSS_SD0>;
>            arasan,soc-ctl-syscon = <&sd0_phy_syscon>;
>      };
> -
> -  - |
> -    #define EMMC_XIN_CLK
> -    #define EMMC_AXI_CLK
> -    #define TBH_PSS_EMMC_RST_N
> -    mmc@...20000 {
> -          compatible = "intel,thunderbay-sdhci-5.1", "arasan,sdhci-5.1";
> -          interrupts = <GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH>;
> -          reg = <0x80420000 0x400>;
> -          clocks = <&scmi_clk EMMC_XIN_CLK>,
> -                   <&scmi_clk EMMC_AXI_CLK>;
> -          clock-names = "clk_xin", "clk_ahb";
> -          phys = <&emmc_phy>;
> -          phy-names = "phy_arasan";
> -          assigned-clocks = <&scmi_clk EMMC_XIN_CLK>;
> -          clock-output-names = "emmc_cardclock";
> -          resets = <&rst_pss1 TBH_PSS_EMMC_RST_N>;
> -          #clock-cells = <0x0>;
> -    };
> --
> 2.17.1
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ