[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d47020f9-e5a8-4ef3-94bc-6aa6f6b2465c@spud>
Date: Tue, 28 Mar 2023 07:45:28 +0100
From: Conor Dooley <conor.dooley@...rochip.com>
To: Evan Green <evan@...osinc.com>
CC: Palmer Dabbelt <palmer@...osinc.com>, <slewis@...osinc.com>,
<vineetg@...osinc.com>, <heiko@...ech.de>,
Conor Dooley <conor@...nel.org>,
Albert Ou <aou@...s.berkeley.edu>,
Andrew Bresticker <abrestic@...osinc.com>,
Andrew Jones <ajones@...tanamicro.com>,
Andrew Morton <akpm@...ux-foundation.org>,
Anup Patel <apatel@...tanamicro.com>,
Arnd Bergmann <arnd@...db.de>,
Atish Patra <atishp@...osinc.com>,
Bagas Sanjaya <bagasdotme@...il.com>,
Catalin Marinas <catalin.marinas@....com>,
Celeste Liu <coelacanthus@...look.com>,
Dao Lu <daolu@...osinc.com>, Guo Ren <guoren@...nel.org>,
Heiko Stuebner <heiko.stuebner@...ll.eu>,
Jann Horn <jannh@...gle.com>,
Jisheng Zhang <jszhang@...nel.org>,
Jonathan Corbet <corbet@....net>,
Ley Foon Tan <leyfoon.tan@...rfivetech.com>,
Mark Brown <broonie@...nel.org>,
Mike Kravetz <mike.kravetz@...cle.com>,
Nathan Chancellor <nathan@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Peter Xu <peterx@...hat.com>,
Philipp Tomsich <philipp.tomsich@...ll.eu>,
Randy Dunlap <rdunlap@...radead.org>,
Samuel Holland <samuel@...lland.org>,
Shuah Khan <shuah@...nel.org>,
Sunil V L <sunilvl@...tanamicro.com>,
Tobias Klauser <tklauser@...tanz.ch>,
<linux-doc@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-kselftest@...r.kernel.org>,
<linux-riscv@...ts.infradead.org>
Subject: Re: [PATCH v5 0/6] RISC-V Hardware Probing User Interface
On Mon, Mar 27, 2023 at 09:31:57AM -0700, Evan Green wrote:
Hey Evan,
Patchwork has a rake of complaints about the series unfortunately:
https://patchwork.kernel.org/project/linux-riscv/list/?series=734234
Some of the checkpatch whinging may be spurious, but there's some
definitely valid stuff in there!
> Evan Green (6):
> RISC-V: Move struct riscv_cpuinfo to new header
> RISC-V: Add a syscall for HW probing
> RISC-V: hwprobe: Add support for RISCV_HWPROBE_BASE_BEHAVIOR_IMA
> RISC-V: hwprobe: Support probing of misaligned access performance
> selftests: Test the new RISC-V hwprobe interface
> RISC-V: Add hwprobe vDSO function and data
And this one breaks the build for !MMU kernels unfortunately.
Thanks,
Conor.
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists